Reviews and prospects of low-power memory circuits

Low-Power CMOS Design

Volumn , Issue , 1998, Pages 313-317

  Itoh, Kiyoo ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84928236510     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/9780470545058.part6     Document Type: Chapter

References (16)

1. K. Itoh et al., “Trends in low-power RAM circuit technologies,” IEEE Proc., vol. 83, no. 4, Apr. 1995, pp. 524-543.
2. K. Itoh, “Low power memory design,” Low Power Design Methodologies, J. M. Rabaey and M. Pedram, editors, Kluwer Academic Publishers, Oct. 1995, pp. 201-251.
3. K. Itoh et al., “Limitations and challenges of multi-gigabit DRAM circuits,” in Symp. VLSI Circ. Dig. Tech. Papers, June 1996, pp. 2-7.
4. K. Itoh, “Trends in megabit DRAM circuit design,” IEEE J. Solid-State Circuits, voi. 25, no. 3, June 1990, pp. 778-789.
5. A. Saulsbury et al., “Missing the memory wall: the case for processor/memory integration,” 23rd Int. Symp. Computer Architecture, June 1996.
6. D. Takashima et al., “Standby/active mode logic for sub-l-V operating ULSI Memory,” IEEEJ. Solid-State Circuits, voi. 29, no. 4, April 1994, pp. 441-447.
7. M. Ukita et al., “A single-bit line cross-point cell activation (SCPA) architecture for ultra-low-power SRAM’s,” IEEE J. Solid-State Circuits, voi. 28, no. 11, Nov. 1993, pp. 1114-1118.
8. K. Ishibashi et al., “A 1-V TFT-load SRAM using a two-step word-voltage method,” ISSCC Dig. Tech. Papers, Feb. 1992, pp. 206-207.
9. K. Ishibashi et al., “A 6-ns 4-Mb CMOS SRAM with offset-voltage-insensitive current sense amplifiers,” IEEE J. Solid-State Cirsuits, voi. 30, no. 4, Apr. 1995, pp. 480-486.
10. H. Morimura et al., “A 1-V 1-Mb SRAM for portable equipment,” Symp. Low Power Electronics and Design, Aug. 1996, pp. 61-66.
11. H. Mizuno et al., “Driving source-line (DSL) cell architecture for sub-l-V high-speed low-power applications,” Symp. VLSI Circ. Dig. Tech. Papers, Jun. 1995, pp. 25-26.
12. H. Yamauchi et al., “A 0.8 V/100 MHz/sub-5 mW-operated mega-bit SRAM cell architecture with charge-recycle offset-source driving (OSD) scheme,” Symp. VLSI Circ. Dig. Tech. Papers, Jun. 1996, pp. 126-127.
13. T, boosted storage node and dynamic load,” Symp. VLSI Circ. Dig. Tech. Papers, Jun. 1996, pp. 132-133.
14. B. S. Amruturet et al., “Techniques to reduce power in fast wide memories,” Symp. Low Power Electronics, Oct. 1994, pp. 92-93.
15. S. Kuge et al., “SOI-DRAM circuit technologies for low power high speed multigiga scale memories,” IEEE J. Solid-State Circuits, voi. 31, no. 4, Apr. 1995, pp. 586-591.
16. H. Higuchi et al., “A 2-ns, 5-mW, synchronous-powered static-circuit fully associative TLB,” Symp. VLSI Circ. Dig. Tech. Papers, Jun. 1995, pp. 21-22.