ACL2-based verification of the communications in the hermes network on chip

SMACD 2006 - Proceedings of the 9th International Workshop on Symbolic Methods and Applications to Circuit Design

Volumn , Issue , 2006, Pages

  Borrione, Dominique ^a   Helmy, Amr ^a   Pierre, Laurence ^a  

^a TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPLEX NETWORKS; MICROPROCESSOR CHIPS; THEOREM PROVING; VLSI CIRCUITS;

COMMUNICATION INFRASTRUCTURE; FORMAL VERIFICATIONS; GENERIC MODELING; MECHANIZED PROOFS; NETWORKS ON CHIPS; SYSTEMS ON CHIPS; THEOREM PROVERS;

NETWORK-ON-CHIP;

EID: 84922960075     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. [AC] http://www.cs.utexas.edu/users/moore/acl2/.
2. [BK+96] B.Brock, M.Kaufmann, J Moore: "ACL2 Theorems about Commercial Microprocessors", Proc. FMCAD'96, 1996.
3. [DT04] William J.Dally, Brian Towles: "Principles and practices of interconnection networks", Elsevier, 2004.
4. [Du05] Rohit Dubey: "Elements of Verification", SOC Central : White paper, March 25, 2005.
5. [HE] http://toledo.inf.pucrs.br/~gaph/Projects/Hermes/Hermes.html.
6. [JM+04] A.Jalabert, S.Murali, L.Benini, G.De Micheli: "xpipesCompiler: A tool for instantiating application specific Networks on Chip", Proc DATE'04, Feb. 2004.
7. [KM+00] M.Kaufmann, P.Manolios, J.Moore: "Computer Aided Reasoning: ACL2 Case Studies", Kluwer Academic Press, 2000.
8. [KM+02] M.Kaufmann, P.Manolios, J.Moore: "Computer Aided Reasoning : An Approach", Kluwer Academic Press, 2002.
9. [KN+02] F.Karim, A.Nguyen, S.Dey: "An Interconnect Architecture for Networking Systems on Chips", IEEE Micro, Vol. 22, ! issue 5, !September 2002.
10. [Ma04] Radu Marculescu: "Energy, Fault-Tolerance, and Scalability Issues in Designing Network-on-Chip", tutorial at ASP-DAC'04, Yokohama (Japan), Jan. 2004.
11. [MC+04] Fernando Moraes, Ney Calazans, Aline Mello, Leandro Möller, Luciano Ost: "HERMES: An infrastructure for low area overhead packet-switching networks on chip", the VLSI Journal, vol. 38-1, 2004.
12. [ML+98] J Moore, T.Lynch, M.Kaufmann: "A Mechanically Checked Proof of the Correctness of the Kernel of the AMD5K86 Floating-Point Division Algorithm", IEEE Trans. on Computers, 47(9), September 1998.
13. [Mo98] J Moore: "Symbolic Simulation: An ACL2 Approach", Proc. FMCAD'98, Springer-Verlag LNCS 1522, November 1998.
14. [PG+05] Partha P. Pande, Cristian Grecu, Andre Ivanov, Resve Saleh, Giovanni De Micheli : "Design, Synthesis, and Test of Networks on Chips", IEEE Design & Test, Vol. 22, issue 5, September 2005.
15. [SB05] Julien Schmaltz, Dominique Borrione : "A Generic Network on Chip Model", Proc. TPHOL'2005.
16. [Sc06] Julien Schmaltz: "Une formalisation fonctionnelle des communications sur la puce", PhD thesis, Université Joseph Fourier, January 2006 (in French).
17. [SH+05] Martin Schäfer, Thomas Hollstein, Heiko Zimmer and Manfred Glesner: "Deadlock-free routing and Component placement for irregular mesh-based networks-on-chip", Proc. ICCAD 2005, San Jose, November 2005, IEEE Computer Society.
18. [SR+05] G.Sassatelli, S.Riso, L.Torres, M.Robert: "Packet-switching Network-On-Chip Features Exploration and Characterization", Proc. VLSI-SOC 2005.