An FPGA-based stream processor for embedded real-time vision with convolutional networks

2009 IEEE 12th International Conference on Computer Vision Workshops, ICCV Workshops 2009

Volumn , Issue , 2009, Pages 878-885

  Farabet, Clément ^a   Poulet, Cyril ^a   LeCun, Yann ^a  

^a NEW YORK UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPLETE SYSTEM; CONVOLUTIONAL NETWORKS; FRAMES PER SECONDS; HAND-HELD DEVICES; LOW POWER EMBEDDED SYSTEMS; MEMORY CHIPS; MULTIPLE LAYERS; MULTIPLY ACCUMULATE OPERATIONS; NONLINEARITIES; OBJECT DETECTION; REAL TIME VISION; REAL-TIME FACE DETECTION; REAL-TIME IMPLEMENTATIONS; SIFT FEATURE; STREAM PROCESSOR; VISION APPLICATIONS; VISION BASED NAVIGATION; VISION SYSTEMS; VISUAL RECOGNITION;

COMPUTER VISION; CONVOLUTION; EMBEDDED SYSTEMS; FACE RECOGNITION; FILTER BANKS; FLASH MEMORY; REAL TIME CONTROL;

OBJECT RECOGNITION;

EID: 77953224252     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCVW.2009.5457611     Document Type: Conference Paper

References (17)

1. B. Boser, E. Sackinger, J. Bromley, Y. LeCun, and L. Jackel. An analog neural network processor with programmable topology. IEEE Journal of Solid-State Circuits, 26(12):2017-2025, December 1991.
2. J. Cloutier, E. Cosatto, S. Pigeon, F. Boyer, and P. Y. Simard. Vip: An fpga-based processor for image processing and neural networks. In Fifth International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MicroNeuro' 96), pages 330-336, Lausanne, Switzerland, 1996.
3. B. Cope. Implementation of 2d convolution on fpga, gpu and cpu. Technical report, Department of Electrical and Electronic Engineering, Imperial College, London, UK, 2006.
4. N. Dalal and B. Triggs. Histograms of oriented gradients for human detection. In Proc. of Computer Vision and Pattern Recognition, 2005.
5. C. Farabet, C. Poulet, J. Y. Han, and Y. LeCun. Cnp: An fpga-based processor for convolutional networks. In International Conference on Field Programmable Logic and Applications, Prague, September 2009. IEEE.
6. C. Garcia and M. Delakis. Convolutional face finder: A neural architecture for fast and robust face detection. IEEE Transactions on Pattern Analysis and Machine Intelligence, 26(11):1408-1423, 2004. (Pubitemid 40168019)
7. R. Hadsell, A. Erkan, P. Sermanet, J. Ben, K. Kavukcuoglu, U. Muller, and Y. LeCun. A multi-range vision strategy for autonomous offroad navigation. In Proc. Robotics and Applications (RA'07), 2007.
8. Y. LeCun. Generalization and network design strategies. In R. Pfeifer, Z. Schreter, F. Fogelman, and L. Steels, editors, Connectionism in Perspective, Zurich, Switzerland, 1989. Elsevier. an extended version was published as a technical report of the University of Toronto.
9. Y. LeCun, L. Bottou, Y. Bengio, and P. Haffner. Gradient-based learning applied to document recognition. Proceedings of the IEEE, 86(11):2278-2324, November 1998.
10. Y. LeCun, U. Muller, J. Ben, E. Cosatto, and B. Flepp. Offroad obstacle avoidance through end-to-end learning. In Advances in Neural Information Processing Systems (NIPS 2005). MIT Press, 2005.
11. J. Mutch and D. Lowe. Multiclass object recognition with sparse, localized features. In CVPR, 2006.
12. M. Osadchy, Y. LeCun, and M. Miller. Synergistic face detection and pose estimation with energy-based models. Journal of Machine Learning Research, 8:1197-1215, May 2007.
13. M. Ranzato, F. Huang, Y. Boureau, and Y. LeCun. Unsupervised learning of invariant feature hierarchies with applications to object recognition. In Proc. Computer Vision and Pattern Recognition Conference (CVPR'07). IEEE Press, 2007.
14. E. Säckinger, B. Boser, J. Bromley, Y. LeCun, and L. D. Jackel. Application of the ANNA neural network chip to high-speed character recognition. IEEE Transaction on Neural Networks, 3(2):498-505, March 1992.
15. T. Serre, L. Wolf, and T. Poggio. Object recognition with features inspired by visual cortex. In CVPR, 2005.
16. R. G. Shoup. Parameterized convolution filtering in a field programmable gate array. In Selected papers from the Oxford 1993 international workshop on field programmable logic and applications on More FPGAs, pages 274-280, Oxford, United Kingdom, 1994. Abingdon EE&CS Books.
17. P. Viola and M. Jones. Rapid object detection using a boosted cascade of simple features. In CVPR, 2001.