X1000 real-time phoneme recognition VLSI using feed-forward deep neural networks

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn , Issue , 2014, Pages 7510-7514

  Kim, Jonghong ^a   Hwang, Kyuyeon ^a   Sung, Wonyong ^a  

^a Seoul National University   (South Korea)

Author keywords

Deep neural network; fixed point optimization; phoneme recognition; VLSI

Indexed keywords

SPEECH RECOGNITION; THROUGHPUT;

DEEP NEURAL NETWORKS; EFFICIENT IMPLEMENTATION; GMM (GAUSSIAN MIXTURE MODEL); OPTIMIZATION METHOD; PHONEME RECOGNITION; REAL-TIME PROCESSING SPEED; RECOGNITION ACCURACY; VLSI;

SIGNAL PROCESSING;

EID: 84905216479     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2014.6855060     Document Type: Conference Paper

References (17)

1. G. E. Hinton, S. Osindero, and Y.-W. Teh, "A fast learning algorithm for deep belief nets, " Neural Comput., vol. 18, no. 7, pp. 1527-1554, July 2006.
2. G. E. Hinton and R. R. Salakhutdinov, "Reducing the dimensionality of data with neural networks, " Science, vol. 313, no. 5786, pp. 504-507, July 2006.
3. V. Vanhoucke, A. Senior, and M. Z. Mao, "Improving the speed of neural networks on CPUs, " in Proc. Deep Learning and Unsupervised Feature Learning NIPS Workshop, 2011.
4. A. Mohamed, G. E. Dahl, and G. Hinton, "Acoustic modeling using deep belief networks, " IEEE Trans. Audio, Speech, Lang. Process., vol. 20, no. 1, pp. 14-22, Jan. 2012.
5. D. Hammerstrom, "A VLSI architecture for high-performance, low-cost, on-chip learning, " in Proc. Int. Joint Conf. Neural Networks (IJCNN'90), June 1990, vol. 2, pp. 537-544.
6. M. S. Tomlinson Jr., D. J. Walker, and M. A. Sivilotti, "A digital neural network architecture for VLSI, " in Proc. Int. Joint Conf. Neural Networks (IJCNN'90), June 1990, vol. 2, pp. 545-550.
7. C. Z. Tang and H. K. Kwan, "Multilayer feedforward neural networks with single powers-of-two weights, " IEEE Trans. Signal Process., vol. 41, no. 8, pp. 2724-2727, Aug. 1993.
8. J. L. Ayala, A. G. Lomena, M. Lopez-Vallejo, and A. Fernandez, "Design of a pipelined hardware architecture for real-time neural network computations, " in Proc. IEEE Int. Midwest Symp. Circuits Syst. (MWSCAS'02), Aug. 2002, vol. 1, pp. 419-422.
9. S. Jung and S. S. Kim, "Hardware implementation of a realtime neural network controller with a DSP and an FPGA for nonlinear systems, " IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 265-271, Feb. 2007.
10. J. Misra and I. Saha, "Artificial neural networks in hardware: A survey of two decades of progress, " Neurocomputing, vol. 74, no. 1-3, pp. 239-255, Dec. 2010.
11. I. C. Goknar, M. Yildiz, S. Minaei, and E. Deniz, "Neural CMOS-integrated circuit and its application to data classification, " IEEE Trans. Neural Netw. Learn. Syst., vol. 23, no. 5, pp. 717-724, May 2012.
12. W. Sung and K.-I. Kum, "Simulation-based word-length optimization method for fixed-point digital signal processing systems, " IEEE Trans. Signal Process., vol. 43, no. 12, pp. 3087-3090, Dec. 1995.
13. E. Fiesler, A. Choudry, and H. J. Caulfield, "Weight discretization paradigm for optical neural networks, " in The Hague'90, 12-16 April. International Society for Optics and Photonics, 1990, pp. 164-173.
14. G. E. Dahl, T. N. Sainath, and G. E. Hinton, "Improving deep neural networks for LVCSR using rectified linear units and dropout, " in Proc. IEEE Int. Conf. Acoustics, Speech and Signal Proc., (ICASSP'13), May 2013, pp. 8609-8613.
15. M. Schuster and K. K. Paliwal, "Bidirectional recurrent neural networks, " IEEE Trans. Signal Process., vol. 45, no. 11, pp. 2673-2681, Nov. 1997.
16. K.-F. Lee and H.-W. Hon, "Speaker-independent phone recognition using hidden Markov models, " IEEE Trans. Audio, Speech, Lang. Process., vol. 37, no. 11, pp. 1641-1648, Nov. 1989.
17. G. H. Golub and C. F. Van Loan, Matrix computations, vol. 3, JHU Press, 2012.