-
1
-
-
70349297486
-
A 57-to-66 GHz quadrature PLL in 45 nm digital CMOS
-
Feb
-
K. Scheir, et al., "A 57-to-66 GHz quadrature PLL in 45 nm digital CMOS," in ISSCC, Feb. 2009
-
(2009)
ISSCC
-
-
Scheir, K.1
-
2
-
-
84904983597
-
A 52 GHz phased-array receiver front-end in 90 nm digital CMOS
-
Dec
-
K. Scheir, et al., "A 52 GHz phased-array receiver front-end in 90 nm digital CMOS," IEEE JSSC, Dec. 2008
-
(2008)
IEEE JSSC
-
-
Scheir, K.1
-
3
-
-
84905009719
-
A low phase noise quadrature injection locked frequency synthesizer for mm-wave applications
-
Nov
-
A. Musa, et al., "A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications," IEEE JSSC, Nov. 2011
-
(2011)
IEEE JSSC
-
-
Musa, A.1
-
4
-
-
79955738984
-
A mm-wave quadrature vco based on magnetically coupled resonators
-
Feb
-
U. Decanis, et al., "A mm-Wave Quadrature VCO Based on Magnetically Coupled Resonators," in ISSCC, Feb. 2011
-
(2011)
ISSCC
-
-
Decanis, U.1
-
5
-
-
84876542655
-
A 57.9-to-68.3ghz 24.6mw frequency synthesizer with in-phase injection-coupled QVCO in 65nm CMOS
-
Feb
-
X. Yi, et al., "A 57.9-to-68.3GHz 24.6mW Frequency Synthesizer with In-Phase Injection-Coupled QVCO in 65nm CMOS," in ISSCC, Feb. 2013
-
(2013)
ISSCC
-
-
Yi, X.1
-
6
-
-
84892633650
-
A linearized, low-phase-noise vcobased 25-ghz pll with autonomic biasing
-
May
-
B. Sadhu, et al., "A Linearized, Low-Phase-Noise VCOBased 25-GHz PLL with Autonomic Biasing," IEEE JSSC, vol. 48, no. 5, pp. 1138-1150, May. 2013
-
(2013)
IEEE JSSC
, vol.48
, Issue.5
, pp. 1138-1150
-
-
Sadhu, B.1
-
7
-
-
84883438745
-
A 73.9-83.5 ghz synthesizer with - 111dbc/hz phase noise at 10mhz offset in a 130nm sige bicmos technology
-
June
-
J. O. Plouchart, et al., "A 73.9-83.5 GHz Synthesizer with - 111dBc/Hz Phase Noise at 10MHz Offset in a 130nm SiGe BiCMOS Technology", in RFIC, pp. 123-126, June 2013
-
(2013)
RFIC
, pp. 123-126
-
-
Plouchart, J.O.1
-
8
-
-
34548269485
-
A 1-V 17-GHz 5-mW CMOS quadrature VCO based on transformer coupling
-
Sep
-
A. Ng, et al., "A 1-V 17-GHz 5-mW CMOS Quadrature VCO Based on Transformer Coupling," IEEE JSSC, vol. 42, no.9, pp. 1933-1941, Sep. 2007
-
(2007)
IEEE JSSC
, vol.42
, Issue.9
, pp. 1933-1941
-
-
Ng, A.1
-
9
-
-
84883379816
-
A 100GHz active-varactor VCO and a bidirectionally injection-locked loop in 65nm CMOS
-
June
-
S. Kang et al, "A 100GHz Active-Varactor VCO and a Bidirectionally Injection-Locked Loop in 65nm CMOS," in RFIC, June 2013
-
(2013)
RFIC
-
-
Kang, S.1
-
10
-
-
84883325139
-
A 105 GHz VCO with 9.5% tuning range and 2.8mW peak output power using coupled colpitts oscillators in 65nm bulk CMOS
-
June
-
M. Adnan and E. Afshari, "A 105 GHz VCO with 9.5% Tuning Range and 2.8mW Peak Output Power Using Coupled Colpitts Oscillators in 65nm Bulk CMOS," in RFIC, June 2013
-
(2013)
RFIC
-
-
Adnan, M.1
Afshari, E.2
-
11
-
-
70349389669
-
A 43.7mW 96GHz PLL in 65nm CMOS
-
Feb
-
K. Tsai, et al., "A 43.7mW 96GHz PLL in 65nm CMOS," in ISSCC, Feb. 2009
-
(2009)
ISSCC
-
-
Tsai, K.1
-
12
-
-
70349399044
-
An array of 4 complementary LC-VCOs with 51.4% W-Band coverage in 32nm SOI CMOS
-
Feb
-
D. D. Kim, et al., "An array of 4 complementary LC-VCOs with 51.4% W-Band coverage in 32nm SOI CMOS," in ISSCC., Feb. 2009.
-
(2009)
ISSCC
-
-
Kim, D.D.1
|