A 43.7mW 96GHz PLL in 65nm CMOS

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn , Issue , 2009, Pages

  Tsai, Kun Hung ^a   Liu, Shen Iuan ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 70349389669     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2009.4977415     Document Type: Conference Paper

References (9)

1. J. G. Maneatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques," IEEE J. Solid-State Circuits, vol.31, no.11, pp. 1723-1732, Nov., 1996.
2. M. Tiebout, "A CMOS Direct Injection-Locked Oscillator Topology as High-Frequency Low-Power Frequency Divider," IEEE J. Solid-State Circuits, vol.39, no.7, pp. 1170-1174, Jul., 2004.
3. C. Cao, Y. Ding, and K.K. O, "A 50-GHz Phase-Locked Loop in 0.13-μm CMOS," IEEE J. Solid-State Circuits, vol.42, no.8, pp. 1649-1656, Aug., 2007.
4. J. Lee, M. Liu, and H. Wang, "A 75-GHz Phase-Locked Loop Generator in 90-nm CMOS Technology," IEEE J. Solid-State Circuits, vol.43, no.6, pp. 1414-1426, Jun., 2008.
5. rd Edition, John Wiley, 2005.
6. B. Heydari, M. Bohsali, E. Adabi, and A.M. Niknejad, "Millimeter- Wave Devices and Circuit Blocks up to 104 GHz in 90 nm CMOS," IEEE J. Solid-State Circuits, vol.42, no.12, pp. 2893-2903, Dec., 2007.
7. C. Lee and S.-I. Liu, "A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS," ISSCC Dig. Tech. Papers, pp. 196-197, Feb., 2007.
8. L.-C. Cho, K.-H. Tsai, C.-C. Hung, and S.-I. Liu, "93.5∼109.4GHz CMOS Injection-Locked Frequency Divider with 15.3% Locking Range," IEEE Symp. VLSI Circuits, pp. 86-87, Jun., 2008.
9. B. Razavi, "A Study of Injection Locking and Pulling in Oscillators," IEEE J. Solid-State Circuits, vol.39, no.9, pp. 1415-1423, Sep., 2004.