Improving in-memory database index performance with Intel® Transactional Synchronization Extensions

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2014, Pages 476-487

  Karnagel, Tomas ^a,c   Dementiev, Roman ^a   Rajwar, Ravi ^a   Lai, Konrad ^a   Legler, Thomas ^b   Schlegel, Benjamin ^c   Lehner, Wolfgang ^c  

^a INTEL CORPORATION   (United States)

^b SAP RESEARCH   (Germany)

^c DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DATA STRUCTURES; FORESTRY; HARDWARE; QUERY PROCESSING; SUPERCOMPUTERS; SYNCHRONIZATION;

DATABASE INDEX; HARDWARE SUPPORTS; HIGH LEVEL ALGORITHMS; IMPROVE PERFORMANCE; INDEX TREES; MULTIPLE QUERIES; SYNCHRONIZATION MECHANISMS;

QUERY LANGUAGES;

DATA; FORESTRY; HARD WARE; LANGUAGES; STRUCTURES;

EID: 84903981111     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2014.6835957     Document Type: Conference Paper

References (24)

1. Intel 64 and IA-32 Architectures Optimization Reference Manual. 2013. Intel Corporation.
2. Intel 64 and IA-32 Architectures Software Developer Manual. 2013. Intel Corporation.
3. Y. Azar, A. Z. Broder, A. R. Karlin, and E. Upfal. Balanced Allocations. SIAM J. Comput., 29(1):180-200, Sept. 1999.
4. R. Bayer and E. McCreight. Organization and Maintenance of Large Ordered Indices. In Proceedings of the 1970 ACM SIGFIDET (now SIGMOD) Workshop on Data Description, Access and Control, 1970.
5. R. Bayer and M. Schkolnick. Readings in Database Systems. chapter Concurrency of Operations on B-Trees. 1988.
6. E. D. Berger, K. S. McKinley, R. D. Blumofe, and P. R. Wilson. Hoard: A Scalable Memory Allocator for Multithreaded Applications. In Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, 2000.
7. J. Bobba, K. E. Moore, H. Volos, L. Yen, M. D. Hill, M. M. Swift, and D. A. Wood. Performance Pathologies in Hardware Transactional Memory. In Proceedings of the 34th Annual International symposium on Computer Architecture, 2007.
8. S. K. Cha, S. Hwang, K. Kim, and K. Kwon. Cache-Conscious Concurrency Control of Main-Memory Indexes on Shared-Memory Multiprocessor Systems. In Proceedings of the 27th International Conference on Very Large Data Bases, 2001.
9. D. Dice, Y. Lev, M. Moir, and D. Nussbaum. Early Experience with a Commercial Hardware Transactional Memory Implementation. In Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, 2009.
10. G. Graefe. A Survey of B-Tree Locking Techniques. ACM Trans. Database Syst., 35(3), 2010.
11. G. Graefe, H. Kimura, and H. Kuno. Foster B-trees. ACM Trans. Database Syst., 37(3):17:1-17:29, Sept. 2012.
12. T. Harris, J. R. Larus, and R. Rajwar. Transactional Memory, 2nd edition. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers, 2010.
13. M. Herlihy and J. E. B. Moss. Transactional Memory: Architectural Support for Lock-Freed Data Structures. In Proceedings of the 20th Annual International Symposium on Computer Architecture, 1993.
14. M. D. Hill. Is Transactional Memory an Oxymoron? Proceedings of the VLDB Endowment, 1(1):1-1, Aug. 2008.
15. B. C. Kuszmaul and J. Sukha. Concurrent Cache-Oblivious B-trees using Transactional Memory. Workshop on Transactional Memory Workloads, 2006.
16. P. L. Lehman and S. B. Yao. Efficient Locking for Concurrent Operations on B-trees. ACM Trans. Database Syst., 1981.
17. R. Rajwar and P. A. Bernstein. Atomic Transactional Execution in Hardware: A New High-Performance Abstraction for Databases? In The 10th International Workshop on High Performance Transaction Systems, 2003.
18. R. Rajwar and M. G. Dixon. Intel Transactional Synchronization Extensions. Intel Developer Forum San Francisco 2012, 2012.
19. R. Rajwar and J. R. Goodman. Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution. In Proceedings of the 34th Annual International Symposium on Microarchitecture, 2001.
20. R. Rajwar and J. R. Goodman. Transactional Lock-Free Execution of Lock-Based Programs. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, 2002.
21. Y. Sagiv. Concurrent Operations on B-Trees with Overtaking. In Proceedings of the Fourth ACM SIGACT-SIGMOD Symposium on Principles of Database Systems, 1985.
22. J. Sewall, J. Chhugani, C. Kim, N. R. Satish, and P. Dubey. PALM: Parallel Architecture-Friendly Latch-Free Modifications to B+ Trees on Many-Core Processors. Proceedings of the VLDB Endowment, 4(11):795-806, 2011.
23. N. Shavit and D. Touitou. Software Transactional Memory. In Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, 1995.
24. R. Yoo, C. Hughes, K. Lai, and R. Rajwar. Performance evaluation of intel transactional synchronization extensions for high performance computing. In Proceedings of the 2013 ACM/IEEE Conference on Supercomputing, Supercomputing '13, 2013.