A novel model for system-level decision making with combined ASP and SMT solving

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2014, Pages

  Biewer, Alexander ^a   Gladigau, Jens ^a   Haubelt, Christian ^b  

^a ROBERT BOSCH GMBH   (Germany)

^b UNIVERSITY OF ROSTOCK   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DECISION MAKING; LOGIC PROGRAMMING; SCHEDULING; VLSI CIRCUITS;

ANSWER SET PROGRAMMING; APPLICATION MODELING; AUTOMOTIVE SYSTEMS; FUNDAMENTAL DESIGN; MANY-CORE ARCHITECTURE; NETWORK-ON-CHIP(NOC); SATISFIABILITY MODULO THEORIES; TIME-TRIGGERED SCHEDULING;

NETWORK-ON-CHIP;

EID: 84903824608     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/DATE2014.230     Document Type: Conference Paper

References (15)

1. T. Bjerregaard and S. Mahadevan, "A Survey of Research and Practices of Network-on-Chip," ACM Comput. Surv., vol. 38, no. 1, 2006.
2. A. Gerstlauer, C. Haubelt, A. D. Pimentel, T. Stefanov, D. D. Gajski, and J. Teich, "Electronic System-Level Synthesis Methodologies," IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 28, no. 10, pp. 1517-1530, 2009.
3. B. Andres et al., "Symbolic System Synthesis Using Answer Set Programming," in Proc. of LPNMR, 2013, pp. 79-91.
4. M. Lukasiewycz, R. Schneider, D. Goswami, and S. Chakraborty, "Modular Scheduling of Distributed Heterogeneous Time-Triggered Automotive Systems," in Proc. of ASP-DAC, 2012, pp. 665-670.
5. M. Lukasiewycz and S. Chakraborty, "Concurrent Architecture and Schedule Optimization of Time-Triggered Automotive Systems," in Proc. of CODES+ISSS, 2012, pp. 383-392.
6. F. Reimann, M. Glaß, C. Haubelt, M. Eberl, and J. Teich, "Improving Platform-Based System Synthesis by Satisfiability Modulo Theories Solving," in Proc. of CODES+ISSS, 2010, pp. 135-144.
7. F. Reimann, M. Lukasiewycz, M. Glaß, C. Haubelt, and J. Teich, "Symbolic System Synthesis in the Presence of Stringent Real-Time Constraints," in Proc. of DAC, 2011, pp. 393-398.
8. aiT: Worst-Case Execution Time Analyzers, AbsInt Angewandte Informatik GmbH, http://www.absint.com/ait/.
9. C. Baral, Knowledge Representation, Reasoning and Declarative Problem Solving. Cambridge University Press, 2003.
10. C. W. Barrett et al.,"Satisfiability Modulo Theories," in Handbook of Satisfiability, 2009, vol. 185, pp. 825-885.
11. AUTOSAR: Specification of RTE, Version 3.3.0, 2013.
12. S. Poledna, "Optimizing Interprocess Communication for Embedded Real-Time Systems," in Proc. of RTSS, 1996, pp. 311-320.
13. M. Gebser, R. Kaminski, A. K̈onig, and T. Schaub, "Advances in gringo Series 3," in Proc. of LPNMR, 2011, pp. 345-351.
14. M. Gebser, B. Kaufmann, and T. Schaub, "Conflict-Driven Answer Set Solving: From Theory to Practice," Artificial Intelligence, vol. 187, pp. 52-89, 2012.
15. L. de Moura and N. Bjørner, "Z3: An Efficient SMT Solver," in Proc. of TACAS, 2008, pp. 337-340.