A case for specialized processors for scale-out workloads

IEEE Micro

Volumn 34, Issue 3, 2014, Pages 31-42

  Ferdman, Michael ^a   Adileh, Almutaz ^b   Kocberber, Onur ^c   Volos, Stavros ^c   Alisafaee, Mohammad ^c   Jevdjic, Djordje ^c   Kaynak, Cansu ^c   Popescu, Adrian Daniel ^c   Ailamaki, Anastasia ^c   Falsafi, Babak ^c  

^a STONY BROOK UNIVERSITY   (United States)

^b GHENT UNIVERSITY   (Belgium)

^c EPFL   (Switzerland)

Author keywords

cloud; cloud computing; computational density; datacenter; hardware; networking; optimization; scale out workloads; server processor

Indexed keywords

CLOUD COMPUTING; CLOUDS; COMPUTER HARDWARE; HARDWARE; OPTIMIZATION;

COMPUTATIONAL DENSITY; DATACENTER; NETWORKING; SCALE OUTS; SERVER PROCESSORS;

DISTRIBUTED COMPUTER SYSTEMS;

EID: 84902968602     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2014.41     Document Type: Article

References (8)

1. M. Horowitz et al., "Scaling, Power, and the Future of CMOS," Proc. Electron Devices Meeting, 2005, pp. 7-15.
2. N. Hardavellas et al., "Toward Dark Silicon in Servers," IEEE Micro, vol. 31, no. 4, 2011, pp. 6-15.
3. M. Ferdman et al., "Clearing the Clouds: A Study of Emerging Scale-Out Workloads on Modern Hardware," Proc. 17th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, 2012, pp. 37-48.
4. P. Lotfi-Kamran et al., "Scale-Out Processors," Proc. 39th Int'l Symp. Computer Architecture, 2012, pp. 500-511.
5. B. Grot et al., "Optimizing Data-Center TCO with Scale-Out Processors," IEEE Micro, vol. 32, no. 5, 2011, pp. 52-63.
6. H. Esmaeilzadeh et al., "Dark Silicon and the End of Multicore Scaling," Proc. 38th Int'l Symp. Computer Architecture, 2011, pp. 365-376.
7. G. Venkatesh et al., "Conservation Cores: Reducing the Energy of Mature Computations," Proc. 15th Conf. Architectural Support for Programming Languages and Operating Systems, 2010, pp. 205-218.
8. N. Hardavellas et al., "Reactive NUCA: Near-Optimal Block Placement and Replication in Distributed Caches," Proc. 36th Int'l Symp. Computer Architecture, 2009, pp. 184-195.