A 50 GHz direct injection locked oscillator topology as low power frequency divider in 0.13 μm CMOS

European Solid-State Circuits Conference

Volumn , Issue , 2003, Pages 73-76

  Tiebout, Marc ^a  

^a INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DIRECT INJECTION-LOCKED; FREQUENCY CAPABILITY; INJECTION LOCKED OSCILLATORS; INJECTION-LOCKING SCHEME; INPUT CAPACITANCE; LC-OSCILLATORS; LOW POWER FREQUENCY DIVIDER; STANDARD CMOS;

DIRECT INJECTION; ELECTRIC NETWORK TOPOLOGY; TANKS (CONTAINERS);

LOCKS (FASTENERS);

EID: 84893816405     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2003.1257075     Document Type: Conference Paper

References (14)

1. M. Steyaert J. Craninckx, Wireless CMOS Frequency Syn-thesiser Design, Kluwer, London, 1998.
2. N. Da Dalt, S. Derksen, P. Greco, C. Sandner, H. Schmid, K. Strohmayer, "A Fully Integrated 2. 4GHz LC-VCO Fre-quency Synthesizer with 3ps Jitter in 0. 18pm Digital Stan-dard CMOS Copper Technology, " in European Solid-State Devices Research Conference, Firenze, Italy, September 2002.
3. J. Craninckx and M. Steyaert, "A 1. 75GHz/3V Dual-Modulus Divide-by-128/129 Prescaler in Q. l/j, CMOS, " Proc. ESSCIRC, pp. 254-257, Sept. 1995.
4. D. Pfaff, Q. Huang, "A Quarter-Micron CMOS, 1GHz VCO/Prescaler-Set for Very Low Power Applications, " in Proc. IEEE Custom Integrated Circuits Conference, San Diego, May 1999, CICC'99, pp. 649-652.
5. Q. Huang and R. Rogenmoser, "Speed optimization of edge-triggered cmos circuits for gigahertz single-phase clocks, " IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 456-463, March 1996.
6. R. Adler, "A study of locking phenomena in oscillators, " Proc. IRE, June 1946.
7. L. J. Paciorek, "Injection locking of oscillators, " Proc. IEEE, vol. 53, pp. 1723U1727, Nov. 1965.
8. Hamid R. Rategh and Thomas H. Lee, "Superharmonic Injection-Locked Frequency Dividers, " IEEE Journal of Solid-State Circuits, vol. 34, no. 6, pp. 813-821, June 1999.
9. H.-D. Wohlmuth and D. Kehrer, "A High Sensitivity Static 2:1 Frequency Divider up to 27 GHz in 120 nm CMOS, " in European Solid-State Circuit Conference, Firenze, Italy, September 2002, IEEE, pp. 823-826.
10. M. Tiebout, "A 480pW 2GHz ultra low power dual-modulus prescaler in p. m stanard CMOS, " in 1SCAS2000 Proceedings, Geneva, May 2000, 2000 IEEE International Symposium on Circuits and Systems, vol. 5, pp. 741-744.
11. H. Wu, A. Hajimiri, "A 19-GHz, 0. 5-mW, 0. 35-um CMOS Frequency Divider with Shunt-Peaking Locking-Range Enhancement, " in ISSCC01 Digest of Technical Pa-pers. 2001 IEEE International Solid-State Circuits Confer-ence, Feb. 2001.
12. M. Tiebout, H.-D. Wohlmuth and W. Simbuerger, "A IV 51GHz Fully-Integrated VCO in 0. 12pm CMOS, " in ISSCC02 Digest of Technical Papers. 2002 IEEE Interna-tional Solid-State Circuits Conference, February 2002, pp. 300-301.
13. M. Tiebout, "Low power, low phase noise, differentially tuned quadrature VCO-Design in standard CMOS, " IEEE J. Solid-State Circuits, vol. 36, July 2001.
14. T. Schiml et al, "A 0. 13pm CMOS Platform with Cu/Low-k Interconnects for System On Chip Applications, " in VLSI Digest of Technical Papers. IEEE, 2001, pp. 101-102.