메뉴 건너뛰기




Volumn , Issue , 2002, Pages 399-402

A low power symmetrically pulsed dual edge-triggered flip-flop

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; ENERGY DELAY PRODUCT; HSPICE SIMULATIONS; LOW POWER; LOW POWER APPLICATION; POWER SUPPLY VOLTAGE; STORAGE ELEMENTS;

EID: 84893787373     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (27)

References (9)
  • 1
    • 0035183783 scopus 로고    scopus 로고
    • Timing characterization of dual-edge triggered flip-flops
    • Austin, Texas, August
    • N. Nedovic, M. Aleksic, V. G. Oklobdzija, "Timing Characterization of Dual-Edge Triggered Flip-Flops", Proceedings of ICCD, Austin, Texas, August 2001.
    • (2001) Proceedings of ICCD
    • Nedovic, N.1    Aleksic, M.2    Oklobdzija, V.G.3
  • 2
    • 0030291249 scopus 로고    scopus 로고
    • A 433-mhz 64-b quad-issue risc microprocessor
    • November
    • P. E. Gronowski et al, "A 433-MHz 64-b Quad-Issue RISC Microprocessor", IEEE Journal of Solid-State Circuits, vol. 31, no. 11, p.1687-1696, November 1996.
    • (1996) IEEE Journal of Solid-State Circuits , vol.31 , Issue.11 , pp. 1687-1696
    • Gronowski, P.E.1
  • 3
    • 0034870298 scopus 로고    scopus 로고
    • Comparative delay and energy of single edge-triggered &dual edge-triggered pulsed flip-flops for high performance microprocessors
    • August
    • J. Tschanz et al, "Comparative Delay and Energy of Single Edge-Triggered &Dual Edge-Triggered Pulsed Flip-Flops for High Performance Microprocessors", Proceedings of ISLPED, p147-152, August 2001.
    • (2001) Proceedings of ISLPED , pp. 147-152
    • Tschanz, J.1
  • 4
    • 0030386692 scopus 로고    scopus 로고
    • Low power, testable dual edge triggered flip-flops
    • R. P. Llopis, M. Sachdev, "Low power, testable dual edge triggered flip-flops", ISLPED Dig. of Tech. Papers, p.341-345, 1996.
    • (1996) ISLPED Dig. of Tech. Papers , pp. 341-345
    • Llopis, R.P.1    Sachdev, M.2
  • 5
    • 0034315885 scopus 로고    scopus 로고
    • A third generation sparc v9 microprocessor
    • November
    • R. Heald et al, "A Third Generation SPARC V9 Microprocessor", IEEE Journal of Solid-State Circuits, vol. 35, no. 11, p.1526-1538, November 2000.
    • (2000) IEEE Journal of Solid-State Circuits , vol.35 , Issue.11 , pp. 1526-1538
    • Heald, R.1
  • 6
    • 0028733872 scopus 로고
    • A 2.2 w, 80 mhz superscalar risc microprocessor
    • December
    • G. Gerosa, et al., "A 2.2 W, 80 MHz Superscalar RISC Microprocessor", IEEE Journal of Solid-State Circuits, vol. 29, no. 12, p.1440-1452, December 1994.
    • (1994) IEEE Journal of Solid-State Circuits , vol.29 , Issue.12 , pp. 1440-1452
    • Gerosa, G.1
  • 7
    • 0031069405 scopus 로고    scopus 로고
    • A 600 mhz superscalar risc microprocessor with out-of-order execution
    • 451, Feb
    • B.A. Gieseke et al., "A 600 MHz superscalar RISC microprocessor with out-of-order execution," in ISSCC Dig. Tech. Papers, pp. 176-7, 451, Feb. 1997.
    • (1997) ISSCC Dig. Tech. Papers , pp. 176-7
    • Gieseke, B.A.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.