Design-manufacturing interface: Part i - Vision

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1998, Pages 550-556

  Maly, W ^a   Heineken, H T ^b   Khare, J ^b   Nag, P K ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b Level One Communications   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN ATTRIBUTES; IC TECHNOLOGY; KEY OBJECTIVE; MANUFACTURING EFFICIENCY; RESEARCH DOMAINS; SPECIFIC TASKS; VLSI DESIGN; YIELD ANALYSIS;

INDUSTRIAL RESEARCH; MANUFACTURE; VLSI CIRCUITS;

DESIGN;

EID: 84893770298     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1998.655912     Document Type: Conference Paper

References (26)

1. W. Maly, "Proposal For A New Paradigm for Design-Manufacturing Interface", CMU Report, Sept. 1996.
2. W. Maly, H.T. Heineken, J. Khare and P.K. Nag, "A New Design-Manufacturing Paradigm," in Design for Manufacturability for the Next Decade, W. Maly Ed., Research Report: CMUCAD-97-10.
3. H. T. Heineken and W. Maly, "Manufacturability Analysis Environment-MAPEX," Proc. of Custom Integrated Circuits Conference, pp. 309-312, May 1994.
4. W. Maly and J. Deszczka, "Yield estimation model for VLSI artwork evaluation," Electron Lett., vol. 19, no. 6, pp. 226-227, Mar. 1983.
5. W. Maly, B. Trifilo, R.A. Hughes, and A. Miller, "Yield Diagnosis Through Interpretation of Tester Data", In Proc. of ITC 87, Washington D.C., 1987, pp. 10-20.
6. J. G. Ramirez, R. S. Collica, and B.S. Cantell, "Statistical analysis of particle/defect data experiments using Poisson and logistic regression," IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, pp. 230-238, Montreal, Que., Canada; 17-19, Oct. 1994
7. P. Schvan, D. Y. Montuno, and R. Hadaway, "Yield Projections Based on Electrical Fault Distribution and Circuit Structure Analysis", in Defect and Fault Tolerance in VLSI Systems, vol. 1, I. Koren, Ed., New York, Plenum, 1989, pp. 117-127.
8. G. Fortin, Private communication, 1986.
9. R. K. Nurani, A. J. Strojwas, W. Maly, C. Ouyang, W. Shindo, R. Akella, M. McIntyre and J. Derret, "In-line yield prediction methodologies using patterned wafer inspection informational the 1996 Int. Symp. on Semiconductor Manufacturing, pp. 243-250, Oct. 1996.
10. E. Bruls, "Quality and Reliability Impact of Defect Data Analysis," IEEE Trans. on Semiconductor Manufacturing, no. 2, pp. 121-129, May 1995.
11. F. Camerick, P. A. G. Dirks, and J. A. G. Jess, "Qualification and Quantification of Process-Induced Product-Related Defects," in Proc. of Int. Test Conf., pp. 643-652, 1989.
12. J. B. Khare, W. Maly and M. E. Thomas, "Extraction of defect size distributions in an IC layer using test structure data," IEEE Trans. on Semiconductor Manufacturing, vol. 7, no. 3, pp. 354-368, Aug. 1994.
13. W.-B. Jone, "Defect Level Estimation of Circuit Testing Using Sequential Statistical Analysis," Trans. on Computer-Aided Design, Vol. 12, No. 2, pp. 336-348, Feb. 1993.
14. R. D. Rung, "Determining IC Layout Rules for Cost Minimization," IEEE J. Solid-State Circuits, vol. SC-16, pp. 35-42, Feb. 1981.
15. R. Razdan and A. J. Strojwas, "Statistical Design Rule Developer," in Proc. of ICCAD 85, Santa Clara, CA, 1985.
16. C. H. Stapper, "Modeling of Integrated Circuit Defect Sensitivities," IBM Journal of Research and Development, Vol. 27, No. 6, pp. 549-557, Nov. 1983.
17. W. Maly, "Modeling of lithograph-related yield losses for CAD of VLSI circuits," IEEE Trans. on Computer-Aided Design, vol. 4, no. 4, pp. 166-177, July 1985.
18. A. V. Ferris-Prabhu, "Modeling the Critical Area in Yield Forecasts," IEEE Journal of Solid-State Circuits, Vol. SC-20, No. 4, pp. 874-880, Aug. 85.
19. W. Maly, H.T. Heineken and F. Agricola," Yield model for manufacturing strategy planning and product shrink applications," Semiconductor International, pp. 148-154, July 1994.
20. H. T. Heineken, J. Khare, and W. Maly, "Yield loss forecasting in the early phases of the VLSI design process," Proc. CICC, pp. 27-30, May 1996.
21. C. H. Ouyang and W. Maly, "Efficient extraction of critical area in large VLSI ICs," in the 1996 Int. Symp. on Semiconductor Manufacturing, pp. 310-304, Oct. 1996.
22. C. H. Ouyang, W. A. Pleskacz, and W. Maly, "Extraction of critical area for opens in large VLSI circuits," Proc. of 1996 Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp. 21-29.
23. W. Maly, C. H. Ouyang, S. Ghosh, and S. Maturi, "Detection of an antenna effect in VLSI designs," Proc. of 1996 Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp. 86-94.
24. H. T. Heineken, J. Khare and W. Maly, P. K. Nag, C. Ouyang, W. A. Pleskacz, "CAD at the Design Manufacturability Interface,"in Proc. of 1997 Design Automation Conference, June 9-13, 1997, pp. 321-326.
25. P. K. Nag. W. Maly and H. Jacobs, "Simulation of yield/cost learning curves using Y4," IEEE Transactions on Semiconductor Manufacturing, May 1997,Vol. 10, No. 2, pp. 256-266.
26. W. Maly, H.T. Heineken, J. Khare, P.K. Nag, P. Simon and C. Ouyang, "Design-Manufacturing Interface: Part II-Applications," in Proceedings of DATE, Feb. 1998.