Pre-characterization free, efficient power/performance analysis of embedded and general purpose software applications

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 504-509

  Rapaka, Venkata Syam R ^a   Marculescu, Diana ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCURATE ESTIMATION; CRITICAL SECTIONS; GENERAL PURPOSE PROCESSORS; GENERAL PURPOSE SOFTWARE; HYBRID SIMULATION; SAMPLING SCHEMES; SIMULATION SPEED-UP; TEMPORAL LOCALITY;

EMBEDDED SYSTEMS; EXHIBITIONS;

APPLICATION PROGRAMS;

EID: 84893765176     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253659     Document Type: Conference Paper

References (16)

1. C. X. Huang, B. Zhang, A. C. Deng and B. Swirski, ?The Design and Implementation of Powermill,? in Proc. Intl. Workshop on Low Power Design, pp. 105-110, April 1995.
2. D. Brooks, V. Tiwari and M. Martonosi, ?Wattch: A Framework for Architectural-Level Power Analysis and Optimizations,? in Proc. Intl. Symp. Computer Architecture, pp. 83-94, Vancouver, BC, Canada, June 2000.
3. W. Ye, N. Vijaykrishnan, M. Kandemir and M. J. Irwin, ?The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool? in Proc. ACM/IEEE Design Automation Conference, Los Angeles, CA, USA, June 2000.
4. C. Brandolese,W. Fornaciari, F. Salice and D. Sciuto, ?An instructionlevel functionality-based energy estimation model for 32-bit microprocessors,? in Proc. Design Automation Conf., pp. 346-351, June 2000.
5. J. Russell and M. Jacome, ?Software power estimation and optimization for high-performance 32-bit embedded processors,? in Proc. Int. Conf. Computer Design, pages 328-333, October 1998.
6. A. Sama, M. Balakrishnan and J. F. M. Theeuwen, ?Speeding up Power Estimation of Embedded Software,? in Proc. Int. Symp. Low Power Electronics and Design, Rapallo, Italy, 2000.
7. V. Tiwari, S. Malik and A.Wolfe, ?Power analyasis of embedded software: A first step towards software power minimization,? in IEEE Tran. VLSI Systems, 2(4):437-445, December 1994.
8. T. K. Tan, A. Raghunathan, G. Lakshminarayana and N. K. Jha, ?Highlevel Software Energy Macro-modelling,? in Proc. ACM/IEEE Design Automation Conference, Las Vegas, Nevada, USA, June 2001.
9. M. Lajolo, A. Raghunathan and S. Dey, ?Efficient Power Co-Estimation Techniques for System-on-Chip Design,? in Proc. Design & Test Europe, pp.27-34, March 2000.
10. G. Qu, N. Kawabe, K. Usami and M. Potkonjak, ?Function-Level Power Estimation Methodology for Microprocessors,? in Proc. ACM/IEEE Design Automation Conference, Los Angeles, CA, USA, June 2000.
11. R. Marculescu, D. Marculescu and M. Pedram, ?Sequence Compaction for Power Estimation: Theory and Practice,? in IEEE Tran. on Computer-Aided Design of Integrated Circuits and Systems, 18(7):973-993, July 1999.
12. D. Burger and T. M. Austin, ?The Simplescalar Tool Set, Version 2.0,? in Computer Architecture News, pp. 13-25, June 1997.
13. Matthew C. Merten, Andrew R. Trick, Christopher N. George, John C. Gyllenhaal, and Wen-mei W. Hwu ?A Hardware-Driven Profiling Scheme for Identifying Program Hot Spots to Support Runtime Optimization,? in Proc. Int. Symp. Computer Architecture, pp. 136-147, May, 1999.
14. M. Sami, D. Sciuto, C. Silvano and V. Zaccaria, ?Instruction-level power estimation for embedded VLIW cores,? in Proc. Intl. Wrkshp. Hardware/Software Codesign, pp. 34-37, March 2000.
15. A. Sinha and A. P. Chandrakasan, ?JouleTrack-A Web Based Tool for Software Energy Profiling,? in Proc. ACM/IEEE Design Automation Conference, Las Vegas, Nevada, USA, June 2001.
16. D. Marculescu and A. Iyer, ?Application-Driven Processor Design Exploration for Power-Performance Trade-off Analysis,? in Proc. IEEE/ACM Intl. Conf. on Computer-Aided Design, San Jose, USA, Nov. 2001.