Hierarchical constraint transformation using directed interval search for analog system synthesis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1999, Pages 328-335

  Dhanwada, Nagu R ^a   Nunez Aldana, Adrian ^a   Vemuri, Ranga ^a  

^a University of Cincinnati   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG PERFORMANCE; ANALOG SYSTEMS; CONSTRAINT TRANSFORMATION; DESIGN PARAMETERS; HIERARCHICAL APPROACH; IMPORTANT FEATURES; MECHANISM-BASED;

EXHIBITIONS; SEARCH ENGINES;

DESIGN;

EID: 84893579281     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1999.761142     Document Type: Conference Paper

References (19)

1. M. Gen and R. Cheng, "Genetic Algorithms and Engineering Design", John Wiley & Sons, 1997.
2. F. Herrera, M.Lozano, J.L. Verdegay, "Tackling Real-Coded Ge-netic Algorithms: Operators and Tools for Behavioural Analysis", Tech Report DECSAI-95107, Feb'95.
3. B.G. Arsintescu et al, "General AC Constraint Transformation for Analog ICs", Proc of the 35th DAC,1998.
4. N.R. Dhanwada, A. Nunez, R. Vemuri, "Component Characteri-zation and Constraint Transformation based on Directed Intervals for Analog Synthesis" ,Proc Intl Conf on VLSI Design'99.
5. A. Nunez and R. Vemuri, "An Analog Performance Estimator for Improving the Effectiveness of CMOS Analog Circuit Synthesis", Proceedings of DATE 1999.
6. W. Kruiskamp and D. Leenaerts," DARWIN: Analogue Circuit Synthesis based on Genetic Algorithms", International Journal of Circuit Theory and Applications, Vol 23, 1995.
7. P.C. Maulik, L.R. Carley, and R.A. Rutenbar, "A Mixed-Integer Non-linear programming approach to analog circuit synthesis", Proc 29th DAC, 1992.
8. R.Harjani, R.A. Rutenbar, and L.R.Carley, "OASYS: A Frame-work for Analog Circuit Synthesis",IEEE Trans. on CAD of Inte-grated Circuits and Systems, vol. 8, no. 12, Dec 1989.
9. E.S.Ochotta, "Synthesis of High Performance Analog Cells in AS-TRX/OBLX", Ph.D Dissertation, Feb 1994, CMU.
10. N.R. Dhanwada and R. Vemuri, " Constraint Allocation in Ana-log System Synthesis", Intl Conf on VLSI Design'98.
11. J.Eckmuller, M.Gropl, and H. Grab, "Hierarchical Characteri-zation of Analog Integrated CMOS Circuits", Proc of DATE'98.
12. H. Chang et al, "A Top-down Constraint Driven Methodology for Analog Integrated Circuits", Kluwer Academic, 1997.
13. M. Wall, "GAlib: A C++ Library of Genetic Algorithm Compo-nents".
14. C. Mead, "Analog VLSI and Neural Systems", Addison Wesley, 1989.
15. R.Harjani and J. Shao, "Feasibility and Performance Region Modeling of Analog and Digital Circuits",Analog Integrated Cir-cuits and Signal Processing, Kluwer Academic Publishers, 1996.
16. D.M.W. Leenaerts, "Application of Interval Analysis to Circuit Design", IEEE Trans. on Circuits and Systems, June 1990.
17. R. Vemuri, N. Dhanwada, A. Nunez-Aldana and P. Camp-isi,"VASE-VHDL- AMS Synthesis Environment: Tools for Syn-thesis of Mixed-Signal Systems" Proceedings EETimes Conference on Analog and Mixed-Signal Applications, July 1997.
18. A. Doboli and R. Vemuri, "A VHDL-AMS Compiler and Archi-tecture Generator for Behavioral Synthesis of Analog Systems", Proc. DATE 1999.
19. N.R. Dhanwada, A. Nunez-Aldana and R. Vemuri,"Automatic Constraint Transformation with Integrated Parameter Space Ex-ploration in Analog System Synthesis" Proc. ASP-DAC 1999.