General AC constraint transformation for analog ICs

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 38-43

  Arsintescui, B G ^b   Charbon, E ^a   Malavasi, E ^a   Choudhury, U ^a   Kao, W H ^a  

^a Cadance Design Systems   (United States)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINED OPTIMIZATION; INTEGRATED CIRCUIT DESIGN; SPECIFICATIONS; TIMING CIRCUITS; CONSTRAINT THEORY; MATHEMATICAL MODELS; OPTIMIZATION;

CONSTRAINED OPTIMIZATION TECHNIQUES; CONSTRAINT DRIVEN DESIGN; CONSTRAINT TRANSFORMATION; DESIGNING COMPLEX; GRADUAL TRANSFORMATIONS; HIGH LEVEL SPECIFICATION; INTERCONNECT PARASITICS; SECOND ORDER EFFECT;

ANALOG INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT;

ANALOG CIRCUITS; CONSTRAINT TRANSFORMATIONS;

EID: 0031624156     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. E. Malavasi, E. Charbon, E. Felt, and A.L Sangiovani Vincentelli, Automation of IC layout with analog constraints. IEEE Trans, on Computer Aided Design, 15(8):923-942, August 1996.
2. H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt, E. Liu, E. Malavasi, A. Sangiovanni- Vincentelli, and I. Vassiliou. A Top-down, Constraint- Driven Design Methodology for Analog Integrated Circuits. Kluwer Academic Publ., Boston, MA, 1996.
3. C. A. Makris and C. Toumazou. Analog IC Design: Part II - Automated Circuit Correction by Qualitative Reasoning. IEEE Trans, on Computer Aided Design, 14(2):239-254, February 1995.
4. J. de Kleer. How circuits work. In Qualitative Reasoning About Physical Systems. D. G. Bobrow Ed., Elsevier Science Pub. B.V. (North-Holland), 1985.
5. N. R. Dhanwada and R. Vemuri. Constraint allocation in analog system synthesis. In VLSI '98, Chennai, India, to appear, January 1998.
6. I. Vassiliou, H. Chang, A. Demir, E. Charbon, P. Mil- iozzi, and A. L. Sangiovanni-Vincentelli. A video driver system designed using a top-down, constraint-driven methodology. In Proc. IEEE International Conference on Computer Aided Design, pages 463-468, November 1996.
7. H. Chang, E. Felt, and A. L. Sangiovanni-Vincentelli. Top-down, constraint-driven design methodology based generation of a second order E-A A/D converter. In Proc. IEEE Custom Integrated Circuit Conference, pages 533-536, May 1995.
8. U. Choudhury and A. L. Sangiovanni-Vincentelli. Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits. IEEE Trans, on Computer Aided Design, 12(2):208-224, February 1993.
9. G. Gad-El-Karim and R. S. Gyurcsik. Use of performance sensitivities in analog cell layout. In Proc. IEEE International Symposium on Circuits and Systems, pages 2008-2011, June 1991.
10. B. G. Arsintescu and R. Otten. Constraints space management for the layout of analog ICs. In Proc. Design Automation & Test in Europe, 1998.
11. E. Charbon, P. Miliozzi, E. Malavasi, and A. L. Sangiovanni-Vincentelli. Generalized constraint generation in the presence of non-deterministic parasitics. In Proc. IEEE International Conference on Computer Aided Design, pages 187-192, November 1996.
12. J. Silva-Martinez, M. Steyaert, and W. Sansen. High- Performance CMOS Continuous-Time Filters. Kluwer Academic Publ., Boston, MA, 1993.