A low-power 22-bit incremental ADC

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 7, 2006, Pages 1562-1571

  Quiquempoix, Vincent ^b   Deval, Philippe ^b   Barreto, Alexandre ^b   Bellini, Gabriele ^b   Márkus, János ^a,c,d   Silva, José ^a,c,e   Temes, Gabor C ^a,c  

^a IEEE

^b MICROCHIP TECHNOLOGY INC   (United States)

^c Oregon State University   (United States)

^d BUDAPEST UNIVERSITY OF TECHNOLOGY AND ECONOMICS   (Hungary)

^e ANALOG DEVICES INC   (United States)

Author keywords

Analog to digital conversion; CMOS analog integrated circuits; Delta sigma modulation; Incremental data converters; Low power electronics; Mixed analog digital integrated circuits; Oversampling A D converters; Switched capacitor circuits

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL FILTERS; ELECTRIC POTENTIAL; GAIN CONTROL; OSCILLATORS (ELECTRONIC);

DELTA-SIGMA MODULATION; INCREMENTAL DATA CONVERTERS; LOW-POWER ELECTRONICS; MIXED ANALOG-DIGITAL INTEGRATED CIRCUITS; OVERSAMPLING A/D CONVERTERS; SWITCHED-CAPACITOR CIRCUITS;

ANALOG TO DIGITAL CONVERSION;

EID: 33746361815     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.873891     Document Type: Conference Paper

References (13)

1. S. Hein and A. Zakhor, Sigma-Delta Modulators: Nonlinear Decoding Algorithms and Stability Analysis. Norwell, MA: Kluwer, 1993.
2. J. Robert, G. C. Temes, V. Valencic, R. Dessoulavy, and P. Deval, "A 16-bit low-voltage CMOS A/D converter," IEEE J. Solid-State Circuits, vol. SC-22, no. 2, pp. 157-163, Apr. 1987.
3. J. Robert and P. Deval, "A second-order high-resolution incremental A/D converter with offset and charge injection compensation," IEEE J. Solid-State Circuits, vol. 23, no. 3, pp. 736-741, Jun. 1988.
4. J. Markus, J. Silva, and G. C. Temes, "Theory and applications of incremental delta-sigma converters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 4, pp. 678-690, Apr. 2004.
5. J. Márkus, "Higher-order incremental delta-sigma analog-to-digital converters" Ph.D. dissertation, Budapest Univ. Technology and Economics, Budapest, Hungary, 2005 [Online]. Available: http://www.mit.bme.hu/projects/delsig01/markus_phd.pdf
6. R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. Piscataway, NJ: IEEE Press/Wiley, 2005.
7. E. B. Hogenauer, "An economical class of digital filters for decimation and interpolation," IEEE Trans. Acoust., Speech, Signal Process., vol. 29, no, 2, pp. 155-162, Apr. 1981.
8. V. Quiquempoix, G. Bellini, and J. Collings, "Digital decimation filter," U.S. Patent 6,788,233, Sep. 7, 2004.
9. V. Quiquempoix and P. Deval, "Fractal sequencing schemes for offset cancellation in sampled data acquisition systems," U.S. Patent 6,909,388, Jun. 21, 2005.
10. B. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-18, no. 6, pp. 629-633, Dec. 1983.
11. Q. Huang and C. Menolfi, "A 200 nV offset 6.5 nV/√Hz noise PSD 5.6 kHz chopper instrumentation amplifier in 1 μm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2001, pp. 362-363.
12. P. Blanken and S. Menten, "A 10 μV-offset 8 kHz bandwidth 4th-order chopped ∑Δ A/D converter for battery management," in IEEE ISSCC Dig. Tech. Papers, Feb. 2002, pp. 388-389.
13. E. J. van der Zwan and E. C. Dijkmans, "A 0.2-mW CMOS sigma-delta modulator for speech coding with 80 dB dynamic range," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1873-1880, Dec. 1996.