Theory and applications of incremental Δ Σ converters

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 4, 2004, Pages 678-690

  Márkus, János ^a   Silva, José ^b   Temes, Gabor C ^b  

^a BUDAPEST UNIVERSITY OF TECHNOLOGY AND ECONOMICS   (Hungary)

^b 1148 Kelley Engineering Center Corvallis   (United States)

Author keywords

Charge balancing delta sigma ( ) modulator; Decimating filter; Dither; Incremental (integrating) analog digital (A D) converter; No latency converter; One shot converter; Staggered zeros; Switched capacitor circuit

Indexed keywords

CAPACITORS; COMPUTER SIMULATION; DELTA SIGMA MODULATION; DIGITAL FILTERS; ELECTRIC VARIABLES MEASUREMENT;

CHARGE BALANCING DELTA SIGMA MODULATOR; INCREMENTAL CONVERTERS; SWITCHED CAPACITOR CIRCUIT;

ELECTRIC CONVERTERS;

EID: 2542523967     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.826202     Document Type: Article

References (26)

1. J. Robert, G. C. Temes, V. Valencic, R. Dessoulavy, and P. Deval, "A 16-bit low-voltage A/D converter," IEEE J. Solid-State Circuits, vol. 22, pp. 157-163, Apr. 1987.
2. R. van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters. London, U.K.: Kluwer Academic, 1994.
3. S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds., Delta-Sigma Data Converters. Piscataway, NJ: IEEE Press, 1997.
4. J. Robert and P. Deval, "A second-order high-resolution incremental A/D converter with offset and charge injection compensation," IEEE J. Solid-State Circuits, vol. 23, pp. 736-741, June 1988.
5. O. J. A. P. Nys and E. Dijkstra, "On configurable oversampled A/D converters," IEEE J. Solid-State Circuits, vol. 28, pp. 736-742, July 1993.
6. R. Harjani and T. A. Lee, "FRC: A method for extending the resolution of nyquist rate coverters using oversampling," IEEE Trans. Circuits Syst. II, vol. 45, pp. 482-494, Apr. 1998.
7. C. Jansson, "A high-resolution, compact, and low-power ADC suitable for array implementation in standard CMOS," IEEE Trans. Circuits Syst. I, vol. 42, pp. 904-912, Nov. 1995.
8. R. Rombouts, W. de Wukde, and L. Weyten, "A 13.5-b 1.2-V micropower extended counting A/D converter," IEEE J. Solid-State Circuits, vol. 36, pp. 176-183, Feb. 2001.
9. G. Mulliken, F. Adil, G. Cauwenberghs, and R. Genov, "Delta-sigma algorithmic analog-to-digital conversion," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 4, Scottsdale, AZ, May 26-29, 2002, pp. 687-690.
10. (2003) AD77xx Product Family Datasheets. Analog Devices, Norwood, MA. [Online]. Available: http://www.analog.com
11. (2003) ADS124x Product Family Datasheets. Burr-Brown (Texas Instruments), Dallas, TX. [Online]. Available: http://www.ti.com/
12. (2003) CS55xx Product Family Datasheets. Cirrus Logic, Austin, TX. [Online]. Available: http://www.cirrus.com
13. (2003) LTC24xx Product Family Datasheets. Linear Technology, San Jose, CA. [Online]. Available: http://www.linear.com
14. J. Johnston, "New design techniques yield low power, high resolution delta-sigma and SAR ADCs for process control, medical, seismic and battery-powered applications," in Proc. 1st Int. Conf. Analogue to Digital and Digital to Analogue Conversion, Swansea, U.K., 1991, pp. 118-123.
15. C. Lyden, "Single shot Sigma Delta analog to digital converter," U.S. Patent 5 189 419, Feb. 23, 1993.
16. C. Lyden, C. A. Ugarte, J. Kornblum, and F. M. Yung, "A single shot sigma-delta analog-to-digital converter for multiplexed applications," in Proc. IEEE Custom Integrated Circuits Conf., Santa Clara, CA, May 1-4, 1995, pp. 203-206.
17. R. Schreier. (2003) Delta-Sigma toolbox v6.0 (Delsig). Mathworks, Natick, MA. [Online]. Available: http://www.mathworks.com/matlab-central/ fileexchange/
18. E. B. Hogenauer, "An economical class of digital filters for decimation and interpolation," IEEE Trans. Acoust., Speech Signal Processing, vol. 29, pp. 155-162, Apr. 1981.
19. J. C. Candy, Y. C. Ching, and D. S. Alexander, "Using triangularly weighted interpolation to get 13-bit PCM from a sigma-delta modulator," IEEE Trans. Comm., vol. 24, pp. 1268-1275, Nov. 1976.
20. J. C. Candy, "Decimation for sigma-delta modulation," IEEE Trans. Comm., vol. 34, pp. 72-76, Jan. 1986.
21. L. Lo Presti, "Efficient modified-sinc filters for sigma-delta A/D converters," IEEE Trans. Circuits Syst., vol. 47, pp. 1204-1213, Nov. 2000.
22. L. Lo Presti and A. Akhdar, "Efficient antialising decimation filter for Δ Σ converters," in Proc. 5th IEEE Int. Conf. Electronics, Circuits, and Systems, vol. 1, Lisbon, Portugal, Sept. 7-10, 1998, pp. 367-370.
23. J. Silva, U.-K. Moon, J. Steensgaard, and G. C. Temes, "A wideband low-distortion delta-sigma ADC topology," Electron. Lett., vol. 37, no. 12, pp. 737-738, 2001.
24. D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
25. C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 84, pp. 1584-1614, Nov. 1996.
26. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, vol. 42, pp. 753-762, Dec. 1995.