Active current balancing for parallel-connected silicon carbide MOSFETs

2013 IEEE Energy Conversion Congress and Exposition, ECCE 2013

Volumn , Issue , 2013, Pages 1563-1569

  Xue, Yang ^a   Lu, Junjie ^a   Wang, Zhiqiang ^a   Tolbert, Leon M ^a   Blalock, Benjamin J ^a   Wang, Fred ^a  

^a University of Tennessee   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DEVICE APPLICATION; GATE-DRIVE SIGNAL; HIGH POWER APPLICATIONS; PARALLEL-CONNECTED; PERFORMANCE AND RELIABILITIES; SILICON CARBIDE MOSFETS; THRESHOLD DISTRIBUTION; UNBALANCED CURRENTS;

ENERGY CONVERSION; MOSFET DEVICES;

SILICON CARBIDE;

EID: 84891120394     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECCE.2013.6646891     Document Type: Conference Paper

References (12)

1. D. Peftitsis, R. Baburske, J. Rabkowski, J. Lutz, G. Tolstoy, H. Nee, "Challenges regarding parallel connection of SiC JFETs," IEEE Transactions on Power Electronics, vol.28, no.3, pp. 1449-1463, March 2013.
2. M. Chinthavali, P. Ning, Y. Cui, L. M. Tolbert, "Investigation on the parallel operation of discrete SiC BJTs and JFETs," IEEE Applied Power Electronics Conference and Exposition (APEC), March 6-11, 2011, pp. 1076-1083.
3. F. Xu, D. Jiang, J. Wang, F. Wang, L. M. Tolbert, T. J. Han, J. S. Kim,"Characterization of a high temperature multichip SiC JFET-based module," IEEE Energy Conversion Congress and Exposition (ECCE), Sept. 17-22, 2011, pp. 2405-2412.
4. Y. Cui, M. Chinthavali, F. Xu, L. M. Tolbert, "Characterization and modeling of silicon carbide power devices and paralleling operation," IEEE International Symposium on Industrial Electronics (ISIE), May 28-31, 2012, pp. 228-233.
5. J. B. Forsythe, "Paralleling of power MOSFETs for higher power output," IR., Tech. Rep. [Online]. Available: www.irf.com/technicalinfo/ appnotes/para.pdf.
6. "Paralleling power MOSFETs," IR., application note AN-941 [Online]. Available: www.irf.com/technical-info/appnotes/an-941.pdf.
7. A. Lidow, M. Rooij, "Paralleling eGan FETs," EPC. Tech. Rep. [Online]. Available: http://epc-co.com/epc/documents/papers/Paralleling%20eGaN %20FETs.pdf.
8. F. Chimento, A. Raciti, A. Cannone, S. Musumeci, A. Gaito, "Parallel connection of super-junction MOSFETs in a PFC application," IEEE Energy Conversion Congress and Exposition (ECCE), Sept. 20-24, 2009, pp. 3776-3783.
9. D. Bortis, J. Biela, and J. W. Kolar, "Active gate control for current balancing of parallel-connected IGBT modules in solid-state modulators," IEEE Trans. Plasma Sci., vol. 36, no. 5, pp. 2632-2637, Oct. 2008.
10. Y. Lobsiger, D. Bortis, J.W. Kolar, "Decentralized active gate control for current balancing of parallel connected IGBT modules," IEEE European Conf. on Power Electronics and Applications (EPE 2011), Aug. 30-Sept. 1, 2011, pp. 1-10.
11. R. Alvarez and S. Bernet, "A new delay time compensation principle for parallel connected IGBTs," IEEE Energy Conversion Congress and Exposition (ECCE), Sept. 17-22, 2011, pp. 3000-3007.
12. M. Sasaki, H. Nishio, W. T. Ng, "Dynamic gate resistance control for current balancing in parallel connected IGBTs" IEEE Applied Power Electronics Conference and Exposition (APEC), March 17-21, 2013, pp. 244-249.