A formal verification framework for SysML activity diagrams

Expert Systems with Applications

Volumn 41, Issue 6, 2014, Pages 2713-2728

  Ouchani, Samir ^a   Mohamed, Otmane Aït ^a   Debbabi, Mourad ^a  

^a Dept of Electrical and Computer Engineering   (Canada)

Author keywords

PCTL; Probabilistic automata; Probabilistic relation; SysML activity diagram

Indexed keywords

FORMAL VERIFICATIONS; PCTL; PROBABILISTIC AUTOMATA; PROBABILISTIC EQUIVALENCE RELATION; PROBABILISTIC RELATIONS; PROBABILISTIC SYSTEMS; SYMBOLIC MODEL CHECKERS; SYSML ACTIVITY DIAGRAMS;

MODEL CHECKING; PRISMS; SEMANTICS;

SYSTEMS ANALYSIS;

EID: 84890495850     PISSN: 09574174     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.eswa.2013.10.064     Document Type: Article

References (39)

1. C. Baier, and J.P. Katoen Principles of model checking 2008 The MIT Press
2. OMG. 2007. OMG Systems Modeling Language (OMG SysML) Specification. Object Management Group. OMG Available Specification.
3. OMG. 2007 OMG Unified Modeling Language: Superstructure 2.1.2. Object Management Group.
4. J. Holt, and S. Perry SysML for systems engineering 2007 Institution of Engineering and Technology Press 978-0863418259
5. Andrade, E.; Maciel, P.; Callou, G.; Nogueira, B. (2009). A methodology for mapping SysML activity diagram to time petri net for requirement validation of embedded real-time systems with energy constraints. In Proc.of the 2009 third int. conf. on dig. soc. ICDS'09 (pp. 266-271).
6. P. Baldan, A. Corradini, and F. Gadducci Specifying and verifying UML activity diagrams via graph transformation Proceedings of the 2004 IST/FET international conference on global computing. GC'04 2005 Springer-Verlag Berlin, Heidelberg 18 33
7. F. Banti, R. Pugliese, and F. Tiezzi An accessible verification environment for uml models of services Journal of Symbolic Computation 46 2 2011 119 149 10.1016/j.jsc.2010.08.005 [Automated Specification and Verification of Web Systems]
8. Carneiro, E.; Maciel, P.; Callou, G.; Tavares, E.; Nogueira, B. (2008). Mapping SysML state machine diagram to time petri net for analysis and verification of embedded real-time systems with energy constraints. In Proc.of the 2008 Int. Conf. on Adv. in Elec. and Micro-elec. ENICS'08 (pp. 1-6).
9. M. Debbabi, F. Hassaine, Y. Jarraya, A. Soeanu, and L. Alawneh Verification and validation in systems engineering - assessing UML/SysML design models 2010 Springer 978-3-642-15227-6
10. R. Elmansouri, H. Hamrouche, and A. Chaoui From UML activity diagrams to CSP expressions: A graph transformation approach using Atom3 tool IJCSI International Journal of Computer Science Issues 2011 8
11. R. Eshuis Symbolic model checking of UML activity diagrams ACM Transactions on Software Engineering and Methodology 15 2006 2006
12. D.N. Jansen, H. Hermanns, and J.P. Katoen A probabilistic extension of UML statecharts - specification and verification Formal techniques in real-time and fault-tolerant systems (FTRTFT) LNCS 2469: 355374 2002 Springer 76 91
13. Jansen, D. N.; Hermanns, H.; Katoen, J. P. (2003). A QoS-oriented extension of UML statecharts. Lecture notes in computer science (Vol. 2863, pp. 76-91).
14. Rafe, V.; Rafeh, R.; Azizi, S.; Miralvand, M. (2009). Verification and validation of activity diagrams using graph transformation. In International conference on computer technology and development, 2009. ICCTD'09 (Vol. 1, pp. 201-205).
15. M. Kwiatkowska, G. Norman, and D. Parker PRISM 4.0: verification of probabilistic real-time systems CAV LNCS 2011 Springer 585 591
16. V. Forejt, M. Kwiatkowska, G. Norman, and D. Parker Automated verification techniques for probabilistic systems M. Bernardo, V. Issarny, Formal methods for eternal networked software systems (SFM'11) LNCS 2011 Springer 53 113
17. E. Ebeid, D. Quaglia, and F. Fummi Generation of SystemC/TLM code from UML/MARTE sequence diagrams for verification 2012 IEEE 15th international symposium on design and diagnostics of electronic circuits systems (DDECS) 2012 187 190 10.1109/DDECS.2012.6219051
18. N. Yang, H. Yu, H. Sun, and Z. Qian Modeling UML sequence diagrams using extended petri nets Telecommunication Systems 51 2-3 2012 147 158 10.1007/s11235-011-9424-5
19. van Amstel, M.; Lange, C.; Chaudron, M. (2007). Four automated approaches to analyze the quality of UML sequence diagrams. In 31st Annual international computer software and applications conference, 2007. COMPSAC 2007 (Vol. 2, pp. 415-424).
20. V. Lima, C. Talhi, D. Mouheb, M. Debbabi, L. Wang, and M. Pourzandi Formal verification and validation of UML 2.0 sequence diagrams using source and destination of messages Electronic Notes in Theoretical Computer Science 254 2009 143 160 10.1016/j.entcs.2009.09.064
21. S. Liu, Y. Liu, T. André, C. Choppy, J. Sun, B. Wadhwa, and J. Dong A formal semantics for complete UML state machines with communications E. Johnsen, L Petre, Integrated formal methods Lecture notes in computer science Vol. 7940 2013 Springer Berlin Heidelberg 978-3-642-38612-1 331 346
22. J.O. Blech, and B. Schätz Towards a formal foundation of behavioral types for UML state-machines SIGSOFT Software Engineering Notes 37 4 2012 1 8 10.1145/2237796.2237814
23. S. Liu, Y. Liu, J. Sun, M. Zheng, B. Wadhwa, and J.S. Dong USMMC: a self-contained model checker for uml state machines Proceedings of the 2013 9th joint meeting on foundations of software engineering. ESEC/FSE 2013 2013 ACM 623 626
24. Siveroni, I.; Zisman, A.; Spanoudakis, G. (2008). Property specification and static verification of UML models. In Proceedings of the 2008 third international conference on availability, reliability and security (pp. 96-103) ISBN 978-0-7695-3102-1.
25. M.E. Beato, M. Barrio-Solórzano, C.E. Cuesta, and P. de la Fuente UML automatic verification tool with formal methods Electronic Notes in Theoretical Computer Science 127 2005 3 16
26. Kaliappan, P.S.; Koenig, H.; Kaliappan, V.K. (2008). Designing and verifying communication protocols using model driven architecture and spin model checker CSSE'08 (pp. 227-230) ISBN 978-0-7695-3336-0.
27. George, R.; Samuel, P. (2012). Improving design quality by automatic verification of activity diagram syntax. In 2012 12th International Conference on Intelligent Systems Design and Applications (ISDA) (pp. 303-308). http://dx.doi.org/10.1109/ISDA.2012.6416555 ISSN 2164-7143.
28. Das, D.; Kumar, R.; Chakrabarti, P. (2006). Timing verification of UML activity diagram based code block level models for real time multiprocessor system-on-chip applications. In APSEC 2006 (pp. 199-208).
29. Alawneh, L.; Debbabi, M.; Jarraya, Y.; Soeanu, A.; Hassayne, F. (2006). A unified approach for verification and validation of systems and software engineering models. In ECBS'06 (pp. 409-418) ISBN 0-7695-2546-6.
30. X. Huang, Q. Sun, J. Li, and T. Zhang MDE-based verification of SysML state machine diagram by UPPAAL Y. Yuan, X. Wu, Y. Lu, Trustworthy computing and services Communications in computer and information science Vol. 320 2013 Springer Berlin Heidelberg 978-3-642-35794-7 490 497 10.1007/978-3-642-35795-462
31. L. Apvrille, and P. Saqui-Sannes Static analysis techniques to verify mutual exclusion situations within sysml models F. Khendek, M. Toeroe, A. Gherbi, R. Reed, SDL 2013: model-driven dependability engineering Lecture notes in computer science Vol. 7916 2013 Springer Berlin Heidelberg 978-3-642-38910-8 91 106 10.1007/978-3-642-38911-5-6
32. T. Ando, H. Yatsu, W. Kong, K. Hisazumi, and A. Fukuda Formalization and model checking of sysml state machine diagrams by csp# Computational science and its applications - ICCSA 2013 Lecture notes in computer science Vol. 7973 2013 Springer Berlin Heidelberg 978-3-642-39645-8 114 127 10.1007/978-3-642-39646-5-9
33. O. Carrillo, S. Chouali, and H. Mountassir Formalizing and verifying compatibility and consistency of sysml blocks SIGSOFT Software Engineering Notes 37 4 2012 1 8 10.1145/2237796.2237813
34. Jarraya, Y.; Soeanu, A.; Debbabi, M.; Hassaine, F. (2007). Automatic verification and performance analysis of time-constrained sysml activity diagrams. In ECBS'07 (pp. 515-522).
35. Jarraya, Y.; Debbabi, M.; Bentahar, J. (2009). On the meaning of SysML activity diagrams. In ECBS'09 (pp. 95-105).
36. R. Milner Communicating and mobile systems - the Pi-calculus 1999 Cambridge University Press 978-0-521-65869-0
37. Hoare, C.A.R. (2004). Communicating sequential processes.
38. R. Segala A compositional trace-based semantics for probabilistic automata I. Lee, S. Smolka, Concurrency theory Lecture notes in computer science Vol. 962 1995 Springer Berlin/Heidelberg 234 248
39. H. Gomaa Software modeling and design: UML, use cases, patterns, and software architectures 2011 Cambridge University Press 9780521764148