Role of interconnects in the future of computing

Journal of Lightwave Technology

Volumn 31, Issue 24, 2013, Pages 3927-3933

  Borkar, Shekhar ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Bandwidth; circuits and systems; communications technology; energy; latency; power; VLSI

Indexed keywords

CIRCUITS AND SYSTEMS; COMMUNICATIONS TECHNOLOGY; ENERGY; LATENCY; POWER; VLSI;

BANDWIDTH; ENERGY UTILIZATION; MEMORY ARCHITECTURE; TELECOMMUNICATION SYSTEMS; VLSI CIRCUITS;

UBIQUITOUS COMPUTING;

EID: 84890064931     PISSN: 07338724     EISSN: None     Source Type: Journal    
DOI: 10.1109/JLT.2013.2283277     Document Type: Article

References (9)

1. DARPA,UHPC Program. (2010). [Online]. Available: http://www.darpa. mil
2. S. Borkar and A. Chien, "The future ofmicroprocessors," Commun. ACM, vol. 54, no. 5, pp. 67-77, May 2011.
3. H. Kaul, M. A. Anders, S.K. Mathew, S. K. Hsu, A. Agarwal, R. K. Krishnamurthy, and S. Borkar, "A 320 mV 56 ?W 411 GOPS/watt ultra-low voltage motion estimation accelerator in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 107-114, Jan. 2009.
4. H.Kaul, M. Anders, S.Hsu,A.Agarwal, R. Krishnamurthy, and S. Borkar, "Near-threshold voltage (NTV) design-Opportunities and challenges," in Proc. 49th Des. Automat. Conf., 2012, pp. 1149-1154.
5. S. Jain, S. Khare, S. Yada, V. Ambili, P. Salihundam, S. Ramani, S. Muthukumar, M. Srinivasan, A. Kumar, S. K. Gb, R. Ramanarayanan, V. Erraguntla, J. Howard, S. Vangal, S. Dighe, G. Ruhl, P. Aseron, H. Wilson, N. Borkar, V. De, and S. Borkar, "A 280mV-to-1.2 V wideoperating-range IA-32 processor in 32 nm CMOS," in Proc. IEEE International Solid-State Circuits Conf. Dig. Tech. Papers, 2012, pp. 66-68.
6. S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain,V. Erraguntla, C. Roberts,Y. Hoskote, N. Borkar, and S. Borkar, "An 80-Tile sub-100-W teraflops processor in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 29-41, Jan. 2008.
7. G. Balamurugan, J. Kennedy, G. Banerjee, J. Jaussi, M. Mansuri, F. O'Mahony, B. Casper, and R. Mooney, "A scalable 5-15 Gbps, 14-75 mW low-power I/O transceiver in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 1010-1019, Apr. 2008.
8. F. O'Mahony, J. Kennedy, J. E. Jaussi, G. Balamurugan, M. Mansuri, C. Roberts, S. Shekhar, and R. Mooney, "A 47×10 Gb/s 1.4 mW/(Gb/s) Parallel Interface in 45 nm CMOS," in Proc. IEEE International Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 156-157.
9. N. Ophir, C. Mineo, D. Mountain, and K. Bergman, "Silicon photonic microring links for high-bandwidth-density, low-power chip I/O," IEEE Micro, vol. 33, no. 1, pp. 54-67, Jan. 2013.