TreeFTL: Efficient RAM management for high performance of NAND flash-based storage systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2013, Pages 374-379

  Wang, Chundong ^a   Wong, Weng Fai ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

FLASH MEMORY; FORESTRY; MEMORY ARCHITECTURE; NAND CIRCUITS; STORAGE MANAGEMENT; TREES (MATHEMATICS);

ADDRESS MAPPINGS; ADDRESS TRANSLATION; FLASH TRANSLATION LAYER; LEAST RECENTLY USED ALGORITHMS; MANAGEMENT SCHEME; NAND FLASH MEMORY; SECONDARY STORAGE; TREE STRUCTURES;

RANDOM ACCESS STORAGE;

EID: 84885574178     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2013.086     Document Type: Conference Paper

References (16)

1. A. Ban. Flash file system, 1995.
2. A. Ban. Flash file system optimized for page-mode flash technologies, August 1999.
3. L.-P. Chang and Y.-C. Su. Plugging versus logging: a new approach to write buffer management for solid-state disks. In DAC '11, 2011.
4. A. Gupta, Y. Kim, and B. Urgaonkar. DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings. In ASPLOS '09, 2009.
5. P.-C. Huang, Y.-H. Chang, and T.-W. Kuo. Joint management of RAM and flash memory with access pattern considerations. In DAC '12, 2012.
6. Micron Technology, Inc. NAND flash memory datasheet (MT29F16G08AJADAWP), Feburary 2012.
7. S. Kang, S. Park, H. Jung, H. Shim, and J. Cha. Performance trade-offs in using NVRAM write buffer for flash memory-based storage devices. IEEE Trans. Comput., 58(6):744-758, June 2009.
8. H. Kim and S. Ahn. BPLRU: a buffer management scheme for improving random writes in flash storage. In FAST '08, 2008.
9. J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho. A spaceefficient flash translation layer for CompactFlash systems. IEEE Trans. on Consumer Electronics, 48, 2002.
10. D. Liu, T. Wang, Y. Wang, Z. Qin, and Z. Shao. A block-level flash memory management scheme for reducing write activities in PCM-based embedded systems. In DATE '12, 2012.
11. D. Narayanan, A. Donnelly, and A. Rowstron. Write off-loading: Practical power management for enterprise storage. Trans. Storage, 4, November 2008.
12. Storage Performance Council. SPC traces. http://traces.cs.umass.edu/, December 2009.
13. Z. Qin, Y. Wang, D. Liu, and Z. Shao. Demand-based block-level address mapping in large-scale nand flash storage systems. In CODES/ISSS '10, 2010.
14. Z. Qin, Y. Wang, D. Liu, and Z. Shao. A two-level caching mechanism for demand-based page-level address mapping in NAND flash memory storage systems. In RTAS '11, 2011.
15. H. Shim, B.-K. Seo, J.-S. Kim, and S. Maeng. An adaptive partitioning scheme for DRAM-based cache in solid state drives. In MSST '10, 2010.
16. BYU trace distribution center. TPC-C database benchmark traces. http://tds.cs.byu.edu/tds/, 2001.