An adaptive partitioning scheme for DRAM-based cache in solid state drives

2010 IEEE 26th Symposium on Mass Storage Systems and Technologies, MSST2010

Volumn , Issue , 2010, Pages

  Shim, Hyotaek ^a   Seo, Bon Keun ^a   Kim, Jin Soo ^b   Maeng, Seungryoul ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b Sungkyunkwan University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

FLASH-BASED SSDS; MAGNETIC STORAGE; MAPPING; NAND CIRCUITS; PHYSICAL ADDRESSES;

ADAPTIVE PARTITIONING; ADDRESS MAPPINGS; CACHING MECHANISM; NAND FLASH MEMORY; OPTIMAL PERFORMANCE; SOFTWARE AND HARDWARES; SOLID STATE DRIVES; WORKLOAD CHARACTERISTICS;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 77957844611     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MSST.2010.5496995     Document Type: Conference Paper

References (24)

1. N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. Design tradeoffs for SSD performance. In Proceedings of USENIX Annual Technical Conference (USENIX '08), pp. 57-70, Boston, MA, USA, Jun. 2008.
2. F. Chen, D. A. Koufaty, and X. Zhang. Understanding intrinsic characteristics and system implications of flash memory based solid state drives. ACM SIGMETRICS/Performance, pp. 181-192, Seattle, WA, USA, Jun. 2009.
3. A. M. Caulfield, L. M. Grupp, and S. Swanson. Gordon: Using flash memory to build fast, power-efficient clusters for data-intensive applications. In Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '09), pp. 217-228, Washington, DC, USA, Mar. 2009.
4. Ron Weiss. Exadata smart flash cache and the sun oracle database machine - An oracle white paper. Oracle, 2009.
5. V. Prabhakaran, T. L. Rodeheffer, and L. Zhou. Transactional Flash. In Proceedings of the 8th USENIX Symposium on Operating Systems Design and Implementation (OSDI '08), pp. 147-160, San Diego, CA, USA, Dec. 2008.
6. X. Ding, S. Jiang, and F. Chen. A device cache management scheme exploiting both temporal and spatial localities. ACM Transactions on Storage, vol. 3, no. 2, article 5, Jun. 2007.
7. H. Jo, J.-U. Kang, S.-Y. Park, J.-S. Kim, and J. Lee. FAB: Flash-aware buffer management policy for portable media players. IEEE Transactions on Consumer Electronics, vol. 52, no. 2, pp. 485-493, May 2006.
8. H. Kim and S. Ahn. A buffer management scheme for improving random writes in flash storage. In Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST '08), pp. 239-252, San Jose, CA, USA, Feb. 2008.
9. N. Megiddo and D. S. Modha. ARC: A self-tuning low overhead replacement cache. In Proceedings of the 2nd USENIX Conference on File and Storage Technologies (FAST), pp. 115-130, San Francisco, CA, USA, Mar. 2003.
10. R. H. Patterson, G. A. Gibson, E. Ginting, D. Stodolsky, and J. Zelenka. Informed prefetching and caching. In Proceedings of the 15th ACM Symp. on Operating System Principles (SOSP), pp. 79-95, Copper Mountain Resort, CO, USA, Dec. 1995.
11. A. Gupta, Y. Kim, B. Urgaonkar. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In Proceeding of the 14th international conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 229-240, Washington, DC, USA, Mar. 2009.
12. S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song. A log buffer-based flash translation layer using fully-associative sector translation. ACM Transactions on Embedded Computing Systems, vol. 6, no. 3, article 18, Jul. 2007.
13. 1G x 8 Bit / 2G x 8 Bit / 4G x 8 Bit NAND flash memory (K9WAG08U1M) data sheets. Samsung Electronics, Nov. 2005.
14. 2G x 8 Bit NAND flash memory (K9GAG08UXM) data sheets. Samsung Electronics, Dec. 2006.
15. M.-L. Chiang, P. C. H. Lee, and R.-C. Chang. Using data clustering to improve cleaning performance for flash memory. Software: Practice and Experience, vol. 29, issue 3, pp. 267-290, Mar. 1999.
16. J Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho. A space-efficient flash translation layer for CompactFlash systems. IEEE Transactions on Consumer Electronics, vol. 48, no. 2, pp. 366-375, May 2002.
17. J.-U. Kang, H. Jo, J.-S. Kim, and J. Lee. A superblock-based flash translation layer for NAND flash memory. In Proceedings of the 6th ACM International Conference on Embedded Software (EMSOFT '06), pp. 161-170, Seoul, Republic of Korea, Oct. 2006.
18. Y.-G. Lee, D. Jung, D. Kang, and J.-S. Kim. μ-FTL: A memory-efficient flash translation layer supporting multiple mapping granularities. In Proceedings of the 8th ACM International Conference on Embedded Software (EMSOFT '08), pp. 21-30, Atlanta, GA, USA, Oct. 2008.
19. S. Kang, S. Park, H. Jung, H. Shim, and J. Cha. Performance trade-offs in using NVRAM write buffer for flash memory-based storage devices. IEEE Transactions on Computers, vol. 58, no. 6, pp. 744-758, Jun. 2009.
20. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting phase change memory as a scalable DRAM alternative. In Proceedings of the 36th International Symposium on Computer Architecture (ISCA), pp. 1-12, Austin, TX, USA, Jun. 2009.
21. J. H. Yoon, E. H. Nam, Y. J. Seong, H. Kim, B. S. Kim, S. L. Min, and Y. Cho. Chameleon: A high performance flash/FRAM hybrid solid state disk architecture. pp. 17-20, IEEE Computer Architecture Letters, vol. 7, no. 1, Jan.-Jun. 2008.
22. K. Sun, S. Baek, J. Choi, D. Lee, S. H. Noh, and S. L. Min. LTFTL: Lightweight time-shift flash translation layer for flash memory based embedded storage. In Proceedings of the 8th ACM International Conference on Embedded Software (EMSOFT '08), pp. 51-58, Atlanta, Georgia, USA, Oct. 2008.
23. Mark Russinovich. DiskMon for Windows v2.01, http://technet.microsoft. com/en-us/sysinternals/bb896646.aspx, Nov. 2006.
24. blktrace User Guide, http://blogninja.com/doc/blktrace/blktrace.pdf, Feb. 2007.