Scalable electrical-optical thermal simulator for multicores with optical interconnects

2013 Optical Interconnects Conference, OI 2013

Volumn , Issue , 2013, Pages 3-4

  Chen, Yu Hsin ^a   Sun, Chen ^a   Stojanovic, Vladimir ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL SIMULATION; ARCHITECTURAL SIMULATORS; FINE GRAINS; MANY-CORE; MULTI-CORES; THERMAL SIMULATIONS; THERMAL SIMULATORS; THERMAL TRANSIENTS;

OPTICAL INTERCONNECTS;

EID: 84882967652     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/OIC.2013.6552895     Document Type: Conference Paper

References (6)

1. S. Beamer et al., "Re-architecting DRAM with Monolithically Integrated Silicon Photonics," IEEE ISCAS, pp. 129-140, June 2010.
2. M. Georgas et al., "Addressing link-level design tradeoffs for integrated photonic interconnects," IEEE CICC, pp. 1-8, Sep. 2011.
3. W. Huang et al., "Hotspot: A compact thermal modeling methodology for early-stage VLSI design," IEEE Transactions on VLSI Systems, Vol. 14, Issue 5, pp501-513, May 2006.
4. J. Miller et al., "Graphite: A distributed parallel simulator for multicores," IEEE HPCA, pp. 1-12, Jan. 2010.
5. S. Li et al., "McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures," IEEE/ACM MICRO, pp. 469-480, Dec 2009/
6. C. Sun el at., "DSENT-A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling," IEEE NoCS, pp. 201-210, May 2012.