HW/SW coverification performance estimation &benchmark for a 24 embedded risc core design

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 808-811

  Albrecht, Thomas W ^a   Notbauer, Johann ^a   Rohringer, Stefan ^a  

^a SIEMENS AG ÖSTERREICH   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; DESIGN; COMPUTER SIMULATION; EMBEDDED SYSTEMS;

CO-VERIFICATION; DESIGN COMPLEXITY; DESIGN STRATEGIES; PERFORMANCE ESTIMATION; PUBLIC COMMUNICATION NETWORKS; RISC CORE; SIEMENS AG; SIMULATION SPEED;

BENCHMARKING; REDUCED INSTRUCTION SET COMPUTING;

COVERIFICATION PERFORMANCE;

EID: 0031645525     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277250     Document Type: Conference Paper

References (8)

1. Viewlogic Systems Inc, Hard ware/Soft ware Co-development with Eagle Tools", http://www.viewlogic.com/products/eagletools.html.
2. Synopsys Inc, Cyclone VHDL Coding Style Guide VI.Ib", 1997.
3. Synopsys Inc. Cyclone VHDL Reference VI. Ib", 1997.
4. LSI Logic, Mini SLM Architectural Simulator Family User's Guide", November 1995.
5. Gerry Kane, Joe Heinrich, MIPS RISC Architecture", Prentice Hall 1992 Mips Technology.
6. Tasking Inc. R3000 v3.2 Cross View Debugger User's Guide", 1996.
7. Thomas Albrecht, Concurrent Design Methodology and Configuration Management of the Siemens EWSD-CCS7E Processor System Simulation", Proceedings of the 32nd ACM/IEEE Design Automation Conference, pages 222-227.
8. Matthias Bauer, Wolfgang Ecker, Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach", Proceedings of the 34th ACM/IEEE Design [Automation Conference, Pages 774-779.