Effects of using advanced cooling systems on the overall power consumption of processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 21, Issue 9, 2013, Pages 1644-1654

  Park, Won Ho ^a   Yang, Chih Kong Ken ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Electronic cooling; power dissipation; power efficiency; subthreshold leakage

Indexed keywords

HIGH PERFORMANCE COMPUTING SYSTEMS; LOWER TEMPERATURES; OPTIMAL OPERATING POINT; POWER EFFICIENCY; REFRIGERATION SYSTEM; SUB-THRESHOLD LEAKAGE; THERMOELECTRIC COOLER; TOTAL POWER DISSIPATION;

ELECTRONIC COOLING; ENERGY DISSIPATION; REFRIGERATION; THERMOELECTRIC EQUIPMENT; THERMOELECTRICITY;

COOLING SYSTEMS;

EID: 84881555421     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2012.2217386     Document Type: Article

References (14)

1. International Technology Roadmap for Semiconductors. (2010) [Online]. Available: http://public.itrs.net/
2. K. Rajamani, C. Lefurgy, J. Rubio, S. Ghiasi, H. Hanson, and T. Keller, "Power management for computer systems and data centers," in Proc. Int. Symp. Low Power Electron. Design, Aug. 2008, pp. 1-76.
3. W. H. Park and C. K. K. Yang, "Analysis of cooling a microprocessor using embedded thermoelectric coolers," in Proc. IEEE Int. Microsyst., Packag., Circuits, Technol. Conf., Oct. 2011, pp. 495-498.
4. W. H. Park, R. McCall, and C. K. K. Yang, "Total system power minimization of microprocessors using refrigerated systems for electronic cooling," in Proc. IEEE Int. Microsyst., Packag., Circuits, Technol. Conf., Oct. 2011, pp. 242-245.
5. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi, "McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures," in Proc. IEEE MICRO, Dec. 2009, pp. 469-480.
6. A. Jain, W. Anderson, T. Benninghoff, D. Berucci, M. Braganza, J. Burnetie, T. Chang, J. Eble, R. Faber, O. Gowda, J. Grodstein, G. Hess, J. Kowaleski, A. Kumar, B. Miller, R. Mueller, P. Paul, J. Pickholtz, S. Russell, M. Shen, T. Truex, A. Vardharajan, D. Xanthopoulos, and T. Zou, "A 1.2 GHz alpha microprocessor with 44.8 GB/s chip pin bandwidth," in Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 240-241. (Pubitemid 32327544)
7. A. S. Leon, K. W. Tam, J. L. Shin, D. Weisner, and F. Schumacher, "A power-efficient high-throughput 32-thread SPARC processor," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 7-16, Jan. 2007. (Pubitemid 46103864)
8. S. Rusu, S. Tam, H. Muljono, D. Ayers, and J. Chang, "A dual-core multi-threaded Xeon processor with 16MB L3 cache," in Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2006, pp. 118-119.
9. W. H. Park, T. Ali, and C. K. K. Yang, "Analysis of refrigeration requirements of digital processors in sub-ambient temperatures," J. Microelectron. Electron. Packag., vol. 7, no. 4, pp. 197-204, 2010.
10. S. Krishnan, S. V. Garimella, G. M. Chrysler, and R. V. Mahajan, "Toward a thermal Moore's law," IEEE Trans. Adv. Packag., vol. 30, no. 3, pp. 462-474, Aug. 2007.
11. G. J. Snyder, M. Soto, R. Alley, D. Koester, and B. Conner, "Hot spot cooling using embedded thermoelectric coolers," in Proc. IEEE SEMITHERM Symp., Mar. 2006, pp. 135-143. (Pubitemid 44592074)
12. I. Chowdhury, R. Prasher, K. Lofgreen, G. Chrysler, S. Narasimhan, R. Mahajan, D. Koester, R. Alley, and R. Venkatasubramanian, "Onchip cooling by superlattice-based thin-film thermoelectrics," Nature Nanotechnol., vol. 4, pp. 235-238, Jan. 2009.
13. S. Trutassanawin, E. Groll, V. Garimella, and L. Cremaschi, "Experimental investigation of a miniature-scale refrigeration system for electronics cooling," IEEE Trans. Compon. Packag. Technol., vol. 29, no. 3, pp. 678-687, Sep. 2006. (Pubitemid 44363924)
14. A. A. Sathe, E. Groll, and S. Garimella, "Experimental evaluation of a miniature rotary compressor for application in electronics cooling," in Proc. Int. Compressor Eng. Conf., Purdue, IN, Jul. 2008, pp. 1-12.