메뉴 건너뛰기




Volumn , Issue , 2011, Pages 495-498

Analysis of cooling a microprocessor using embedded thermoelectric coolers

Author keywords

[No Author keywords available]

Indexed keywords

COOLING POWER; ELECTRONIC COMPONENT; IMPROVED RELIABILITY; LEAKAGE POWER; OPTIMAL OPERATING POINT; POWER SAVINGS; THERMOELECTRIC COOLER; THERMOELECTRIC COOLING; THERMOELECTRIC ELEMENT; TOTAL POWER; TOTAL POWER DISSIPATION;

EID: 84863168388     PISSN: 21505934     EISSN: 21505942     Source Type: Conference Proceeding    
DOI: 10.1109/IMPACT.2011.6117156     Document Type: Conference Paper
Times cited : (1)

References (10)
  • 3
    • 64449083272 scopus 로고    scopus 로고
    • On-Chip cooling by superlattice-based thin-film thermoelectrics
    • Chowdhury, I., et al., "On-Chip Cooling by Superlattice-Based Thin-Film Thermoelectrics," Nature Nanotechnology, 2009, 4: p.235-238.
    • (2009) Nature Nanotechnology , vol.4 , pp. 235-238
    • Chowdhury, I.1
  • 5
    • 76749146060 scopus 로고    scopus 로고
    • McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures
    • Li, Sheng, et al., "McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures," in IEEE MICRO, pages 469-480, 2009.
    • (2009) IEEE MICRO , pp. 469-480
    • Sheng, L.1
  • 6
    • 0035063030 scopus 로고    scopus 로고
    • A 1.2GHz alpha microprocessor with 44.8 GB/sChip pin bandwidth
    • A. Jain, et al., "A 1.2GHz Alpha Microprocessor with 44.8 GB/sChip Pin Bandwidth," in ISSCC, 2001.
    • (2001) ISSCC
    • Jain, A.1
  • 7
    • 33846227016 scopus 로고    scopus 로고
    • A power-efficient high-throughput 32-Tread SPARC processor
    • A. S. Leon, K. W. Tam, J. L. Shin, D. Weisner, and F. Schumacher, "A Power-Efficient High-Throughput 32-Tread SPARC Processor," JSSC, vol. 42, 2007.
    • (2007) JSSC , vol.42
    • Leon, A.S.1    Tam, K.W.2    Shin, J.L.3    Weisner, D.4    Schumacher, F.5
  • 8
    • 33748521353 scopus 로고    scopus 로고
    • A dual-core multi-threaded xeon processor with 16MB L3 cache
    • S. Rusu, et al., "A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache," in ISSCC, 2006.
    • (2006) ISSCC
    • Rusu, S.1
  • 9
    • 84863124201 scopus 로고    scopus 로고
    • Analysis of refrigeration requirements of digital processors in sub-ambient temperatures
    • 4th Qtr
    • Won Ho Park, et al., "Analysis of Refrigeration Requirements of Digital Processors in Sub-ambient Temperatures," Journal of Microelectronics and Electronic Packaging, vol. 7, no. 4, 4th Qtr 2010.
    • (2010) Journal of Microelectronics and Electronic Packaging , vol.7 , Issue.4
    • Park, W.H.1
  • 10
    • 84863128765 scopus 로고    scopus 로고
    • International Technology Roadmap for Semiconductors (ITRS), 2010 edition
    • International Technology Roadmap for Semiconductors (ITRS), 2010 edition, http:// public.itrs.net/


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.