An improved high linearity active CMOS mixer: Design and volterra series analysis

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 60, Issue 8, 2013, Pages 2092-2103

  Mollaalipour, Marzieh ^a   Miar Naimi, Hossein ^a  

^a BABOL NOSHIRVANI UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

Gilbert cell mixers; high linearity; second and third order input intercept point (IIP2 and IIP3)

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; ELECTRIC CURRENTS; INTEGRATED CIRCUIT DESIGN;

GILBERT CELL MIXERS; HIGH LINEARITY; MULTI-STANDARD APPLICATIONS; THIRD ORDER INTERMODULATION DISTORTION; THIRD-ORDER DISTORTION; THIRD-ORDER INPUT INTERCEPT POINTS; TRANSCONDUCTANCE STAGE; VOLTERRA SERIES ANALYSIS;

MIXERS (MACHINERY);

EID: 84881107530     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2013.2239159     Document Type: Article

References (24)

1. M. Terrovitis and R. G. Meyer, "Intermodulation distortion in current-commutating CMOS mixers," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1461-1473, Oct. 2000.
2. I. Elahi, K. Muhammad, and P. T. Balsara, "IIP2 and DC offsets in the presence of leakage at LO frequency," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 647-651, Aug. 2006.
3. B. Gilbert, "A precise four quadrant multiplier with sub nanosecond response," IEEE J. Solid-State Circuits, vol. SC-3, no. 12, pp. 365-373, Dec. 1968.
4. P. J. Sullivan, B. A. Xavier, and W. H. Ku, "Low voltage performance of a microwave CMOS Gilbert cell mixer," IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1151-1155, Jul. 1997.
5. A. A. Abidi, "General relations between IP2, IP3, and offsets in differential circuits and the effects of feedback," IEEE Microw. Wireless Compon. Lett., vol. 51, no. 5, pp. 1610-1612, Jun. 2003.
6. J. Rogin, I. Kouchev, G. Bre nna, D. Tschopp, and Q. Huang, "A 1.5-V 45-mW direct-conversion WCDMA receiver IC in 0.13-m CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2239-2248, Dec. 2003.
7. M. B. Vahidfar and O. Shoaei, "A high IIP2 mixer enhanced by a new calibration technique for zero-If receivers," IEEE Trans. Circuits Syst. 11, Exp. Briefs, vol. 55, no. 3, pp. 219-223, Mar. 2008.
8. Dufrene, Z. Boos, and R. Weigel, "Digital adaptive IIP2 calibration scheme for CMOS downconversion mixers," IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2434-2445, Nov. 2008.
9. M. Brandolini, P. Rossi, D. Sanzogni, and F. Svelto, "A 78 dBm IIP2 CMOS direct downconversion mixer for fully integrated UMTS receivers," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 552-559, Mar. 2006.
10. M. Brandolini, M. Sosio, and F. Svelto, "A 750 mV fully integrated direct conversion receiver front-end for GSM in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1310-1317, Jun. 2007.
11. T. J. Ellis, "A modified feed-forward technique for mixer linearization," in Proc. IEEE MTT-S Int. Microwave Symp., Jun. 1998, vol. 3, pp. 1423-1426.
12. Y. Kim, Y. Kim, and S. Lee, "Linearized mixer using predistortion technique," IEEE Microw. Wireless Compon. Lett., vol. 12, no. 6, pp. 204-205, Jun. 2002.
13. S. Ayazian and R. Gharpurey, "Feedforward interference cancellation in radio receiver front-ends," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 10, pp. 902-906, Oct. 2007.
14. T. Wook Kim, B. Kim, and K. Lee, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transis-tors," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 223-229, Jan. 2004.
15. K.-H. Liang, C.-H. Lin, H.-Y. Chang, and Y.-J. Chan, "A new linearization technique for CMOS RF mixer using third-order transconduc tance cancellation," IEEE Microw. Wireless Compon. Lett., vol. 18, no. 5, pp. 350-352, Jan. 2008.
16. S. Otaka, M. Ashida, M. Ishii, and T. Itakura, "A 10-dBm SiGe mixer with cancellation technique," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2333-2341, Dec. 2004.
17. K. Kuo and A. Leuciuc, "A linear MOS transconductor using source degeneration and adaptive biasing," IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process., vol. 48, no. 10, pp. 937-943, Oct. 2001.
18. D. Manstretta, M. Brandolini, and F. Svelto, "Second-order inter-modulation mechanisms in CMOS downconverters," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 394-406, Mar. 2003.
19. S. Lou and H. C. Luong, "A linearization technique for RF receiver front-end using second-order-intermodulation injection," IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2404-2412, Nov. 2008.
20. B. Razavi, RF Microelectronics. Upper Saddle River, NJ, USA: Prentice-Hall PTR, 1998.
21. S. Lou and H. C. Luong, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 223-229, Jan. 2004.
22. S. Boyd, L. O. Chua, and C. A. Desoer, "Analytical Foundations of Volterra Series," IMA J. Math. Control Inf., vol. 1, pp. 243-282, May 1984.
23. C. Corduneanu and I. Sandberg, Volterra Equations and Applications, 1st ed. Amsterdam, The Netherlands: OPA, Jan. 2000.
24. S. J. Gifford, "Volterra series analysis of nonlinear structures," Ph.D. dissertation, Univ. Heriot-Watt, Edinburgh, U.K., 1989.