A High IIP2 Mixer Enhanced by a New Calibration Technique for Zero-IF Receivers

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 55, Issue 3, 2008, Pages 219-223

  Vahidfar, Mohammad Bagher ^a   Shoaei, Omid ^b  

^a UNIVERSITY OF PAVIA   (Italy)

^b UNIVERSITY OF TEHRAN   (Iran)

Author keywords

Calibration; CMOS; intercept point (IIP2); mixer; second order input; second order intermodulation (IM2)

Indexed keywords

CALIBRATION; CMOS INTEGRATED CIRCUITS; ELECTRIC CURRENTS; INTERMODULATION;

DIRECT CONVERSION RECEIVERS; SECOND-ORDER INPUT INTERCEPT POINT; SECOND-ORDER INTERMODULATION;

MIXER CIRCUITS;

EID: 42149106722     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2008.918998     Document Type: Article

References (10)

1. M. Terrovitis and R. G. Meyer, “Intermodulation distortion in current-commutating CMOS mixers,” IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1461–1473, Oct. 2000.
2. I. Elahi, K. Muhammad, and P. T. Balsara, “IIP2 and DC offsets in the presence of leakage at LO frequency,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 647–651, Aug. 2006.
3. H. Darabi, H. Joung Kim, J. Chiu, B. Ibrahim, and L. Serano, “An IP2 improvement technique for zero-if down-converter,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2006, pp. 464–465.
4. M. Chen, Y. Wu, and M. Chang, “Active 2nd-order intermodulation calibration for direct conversion receivers,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2006, pp. 458–459.
5. M. Brandolini, P. Rossi, D. Sanzogni, and F. Svelto, “A CMOS direct down-converter with +78-dBm minimum IIP2 for 3G cell-phones,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2005, pp. 320–322.
6. M. Brandolini, M. Sosio, and F. Svelto, “A 750 mV, 15 kHz 1/f noise corner, 51-dBm IIP2, direct conversion front-end for GSM in 90-nm CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2006, pp. 374–376.
7. L. L. Zhihua and Z. H. Wang, “Analysis and design of a low-voltage RF CMOS mixer,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 3, pp. 212–216, Mar. 2006.
8. D. Manstretta, M. Brandolini, and F. Svelto, “Second-order intermodulation mechanisms in CMOS downconverters,” IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 394–406, Mar. 2003.
9. B. Razavi, Design of Analog Integrated Circuits. New York: Mc-Graw-Hill, 2001.
10. H. Darabi and A. A. Abidi, “Noise in RF-CMOS mixers: A simple physical model,” IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 15–25, Jan. 2000.