WCET Analysis of a Parallel 3D Multigrid Solver Executed on the MERASA Multi-Core

OpenAccess Series in Informatics

Volumn 15, Issue , 2010, Pages 90-100

  Rochange, Christine ^a   Bonenfant, Armelle ^a   Sainrat, Pascal ^a   Gerdes, Mike ^b   Wolf, Julian ^b   Ungerer, Theo ^b   Petrov, Zlatko ^c   Mikulu, František ^c  

^a IRIT   (France)

^b UNIVERSITY OF AUGSBURG   (Germany)

^c Honeywell International Sro   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION AND SYNCHRONIZATIONS; MULTI-CORE PROCESSOR; MULTIGRID SOLVER; PARALLEL APPLICATION; PERFORMANCE REQUIREMENTS; PRELIMINARY ANALYSIS; SYSTEM SOFTWARES; WCET ANALYSIS;

THREE DIMENSIONAL;

EMBEDDED SYSTEMS;

EID: 84880109528     PISSN: 21906807     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.4230/OASIcs.WCET.2010.90     Document Type: Conference Paper

References (13)

1. Andrei A., Eles P., Peng Z., Rosen J.: Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip. In: 21st International Conference on VLSI Design, 2008.
2. Casse H., Sainrat P.: OTAWA, a Framework for Experimenting WCET Computations. In: 3rd European Congress on Embedded Real-Time Software, 2006.
3. Hardy D., Piquet T., Puaut I.: Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches. In: IEEE Real-Time Systems Symposium (RTSS), 2009.
4. Masmano M., Ripoll I., Crespo A., Real J.: TLSF: A New Dynamic Memory Allocator for Real-Time Systems. In: 16th Euromicro Conf. on Real-Time Systems (ECRTS), 2004.
5. Metzlaff S., Uhrig S., Mische J., Ungerer T.: Predictable Dynamic Instruction Scratchpad for Simultaneous Multithreaded Processors. In: 9th workshop on MEmory performance (MEDEA), 2008.
6. Paolieri M., Quiñones E., Cazorla F., Valero M.: Hardware Support for WCET Analysis of Hard Real-Time Multicore Systems. In: 36th Int'l Symp. on Computer Architecture (ISCA), 2009.
7. Paolieri M., Quiñones E., Cazorla F., Valero M.: An Analyzable Memory Controller for Hard Real-Time CMPs. In: IEEE Embedded Systems Letters, 1(4), 2009.
8. Stachulat J., Schliecker S., Ivers M., Ernst R.: Analysis of Memory Latencies in MultiProcessor Systems. In: 5th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, 2007.
9. Suhendra V., Mitra T.: Exploring Locking and Partitioning for Predictable Shared Caches on Multi-cores. In: 45th Conf. on Design Automation (DAC), 2008.
10. Valavinis K.P., Herbert T., Kollura R., Tsourveloudis N.: Mobile Robot Navigation in 2-D Dynamic Environments Using an Electrostatic Potential Field. In: IEEE Trans. on Systems, Man, and Cybernetics-PART A: Systems and Humans, 30(2), 2000.
11. Wolf J., Gerdes M., Kluge F., Uhrig S., Mische J., Metzlaff S., Rochange C., Casse H., Sainrat P., Ungerer T.: RTOS Support for Parallel Execution of Hard Real-Time Applications on the MERASA Multi-Core Processor. In: 13th IEEE Int'l Symp. on Object/component/service-oriented Real-time Distributed Computing (ISORC), 2010.
12. Yan J., Zhang W.: WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches. In: IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2008.
13. Infineon Technologies AG, TriCore 1 User's Manual (v1.3.8), Jan., 2008.