Exploring hardware overprovisioning in power-constrained, high performance computing

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2013, Pages 173-182

  Patki, Tapasya ^a   Lowenthal, David K ^a   Rountree, Barry ^b   Schulz, Martin ^b   De Supinski, Bronis R ^b  

^a Gould Simpson Building   (United States)

^b LAWRENCE LIVERMORE NATIONAL LABORATORY   (United States)

Author keywords

high performance computing; overprovisioned; power; rapl

Indexed keywords

APPLICATION SCALABILITY; EXASCALE COMPUTING; HIGH-PERFORMANCE COMPUTING; MEMORY CONTENTIONS; OVERPROVISIONED; POWER; RAPL; TRADITIONAL APPROACHES;

HARDWARE; INTELLIGENT CONTROL; SUPERCOMPUTERS;

BENCHMARKING;

EID: 84879812114     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2464996.2465009     Document Type: Conference Paper

References (37)

1. SPhot- Monte Carlo Transport Code, Lawrence Livermore National Laboratory.
2. Ucsd center for dark silicon. http://darksilicon.org/.
3. NASA Advanced Supercomputing Division, NAS Parallel Benchmark Suite v3.3, 2006.
4. Top500 Supercomputer Sites, November 2012.
5. AMD. AMD Turbo CORE Technology.
6. K. W. Cameron, X. Feng, and R. Ge. Performance-constrained distributed DVS scheduling for scientific applications on power-aware clusters. In Supercomputing, Seattle, Washington, November 2005.
7. Matthew Curtis-Maury, Filip Blagojevic, Christos D. Antonopoulos, and Dimitrios S. Nikolopoulos. Prediction-based power-performance adaptation of multithreaded scientific codes. IEEE Trans. Parallel Distrib. Syst., 19(10):1396-1410, October 2008.
8. Matthew Curtis-Maury, James Dzierwa, Christos D. Antonopoulos, and Dimitrios S. Nikolopoulos. Online power-performance adaptation of multithreaded programs using hardware event-based prediction. In International Conference on Supercomputing, New York, NY, USA, 2006. ACM.
9. Matthew Curtis-Maury, Ankur Shah, Filip Blagojevic, Dimitrios S. Nikolopoulos, Bronis R. de Supinski, and Martin Schulz. Prediction models for multi-dimensional power-performance optimization on many cores. In International Conference on Parallel Architectures and Compilation techniques, New York, NY, USA, 2008. ACM.
10. Mark E. Femal and Vincent W. Freeh. Safe overprovisioning: using power limits to increase aggregate throughput. In International Conference on Power-Aware Computer Systems, Dec 2005.
11. Wu-Chun Feng and Kirk W. Cameron. The Green500 list: Encouraging sustainable supercomputing. IEEE Computer, 40(12):50-55, 2007.
12. R. Ge, X. Feng, W. Feng, and K. W. Cameron. CPU Miser: A performance-directed, run-time system for power-aware clusters. In International Conference on Parallel Processing, Xi'An, China, 2007.
13. Chung-Hsing Hsu and Wu-Chun Feng. A power-aware run-time system for high-performance computing. In Supercomputing, November 2005.
14. Intel. Intel Many Integrated Core Architecture.
15. Intel. Intel Turbo Boost Technology 2.0.
16. Intel. Intel-64 and IA-32 Architectures Software Developer's Manual, Volumes 3A and 3B: System Programming Guide, 2011.
17. Tohru Ishihara and Hiroto Yasuura. Voltage scheduling problem for dynamically variable voltage processors. In International Symposium on Low power Electronics and Design, pages 197-202, 1998.
18. Nandani Kappiah, Vincent W. Freeh, and David K. Lowenthal. Just in time dynamic voltage scaling: Exploiting inter-node slack to save energy in MPI programs. In Supercomputing, November 2005.
19. Rakesh Kumar, Dean M. Tullsen, Norman P. Jouppi, and Parthasarathy Ranganathan. Heterogeneous chip multiprocessors. IEEE Computer, 38(11):32-38, Nov 2005.
20. Lawrence Livermore National Laboratory. The ASCI Purple benchmark codes. http://www.llnl.gov/asci/purple/benchmarks/limited/code-list.html.
21. Dong Li, Bronis R. de Supinski, Martin Schulz, Dimitrios S. Nikolopoulos, and Kirk W. Cameron. Strategies for energy efficient resource management of hybrid programming models. IEEE Transaction on Parallel and Distributed Systems, 2012.
22. Jian Li and José F. Martìnez. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In 12th International Symposium on High-Performance Computer Architecture, Austin, Texas, February 2006.
23. Jian Li, José F. Martínez, and Michael C. Huang. The thrifty barrier: Energy-aware synchronization in shared-memory multiprocessors. In 10th International Symposium on High Performance Computer Architecture, Madrid, Spain, February 2004.
24. Bren Mochocki, Xiaobo Sharon Hu, and Gang Quan. A realistic variable voltage scheduling model for real-time applications. In Proceedings of the 2002 IEEE/ACM International Conference on Computer-Aided Design, 2002.
25. Bren Mochocki, Xiaobo Sharon Hu, and Gang Quan. Practical on-line DVS scheduling for fixed-priority real-time systems. In 11th IEEE Real Time and Embedded Technology and Applications Symposium, 2005.
26. M. Angels Moncusí, Alex Arenas, and Jesus Labarta. Energy aware EDF scheduling in distributed hard real time systems. In Real-Time Systems Symposium, December 2003.
27. B. Rountree, D. Lowenthal, B.R. de Supinski, M. Schulz, V. Freeh, and T. Bletch. Adagio: Making DVS Practical for Complex HPC Applications. In International Conference on Supercomputing, June 2009.
28. Barry Rountree, Dong H. Ahn, Bronis R. de Supinski, David K. Lowenthal, and Martin Schulz. Beyond DVFS: A First Look at Performance under a Hardware-Enforced Power Bound. In IPDPS Workshops, pages 947-953. IEEE Computer Society, 2012.
29. Barry Rountree, David K. Lowenthal, Shelby Funk, Vincent W. Freeh, Bronis de Supinski, and Martin Schulz. Bounding energy consumption in large-scale MPI programs. In Supercomputing, November 2007.
30. H. Saputra, M. Kandemir, N. Vijaykrishnan, M.J. Irwin, J.S. Hu, C.-H. Hsu, and U. Kremer. Energy-conscious compilation based on voltage scaling. In Joint Conference on Languages, Compilers and Tools for Embedded Systems, 2002.
31. Rob Springer, David K. Lowenthal, Barry Rountree, and Vincent W. Freeh. Minimizing execution time in MPI programs on an energy-constrained, power-scalable cluster. In ACM Symposium on Principles and Practice of Parallel Programming, March 2006.
32. Robert C. Springer IV, David K. Lowenthal, Barry Rountree, and Vincent W. Freeh. Minimizing execution time in MPI programs on an energy-constrained, power-scalable cluster. In ACM Symposium on Principles and Practice of Parallel Programming, March 2006.
33. Vishnu Swaminathan and Krishnendu Chakrabarty. Investigating the effect of voltage-switching on low-energy task scheduling in hard real-time systems. In Asia South Pacific Design Automation Conference, January 2001.
34. Vishnu Swaminathan and Krshnendu Chakrabarty. Real-time task scheduling for energy-aware embedded systems. In IEEE Real-Time Systems Symposium, November 2000.
35. Ganesh Venkatesh, Jack Sampson, Nathan Goulding, Saturnino Garcia, Vladyslav Bryksin, Jose Lugo-Martinez, Steven Swanson, and Michael Bedford Taylor. Conservation cores: reducing the energy of mature computations. In ASPLOS, 2010.
36. Yumin Zhang, Xiaobo Sharon Hu, and Danny Z. Chen. Task scheduling voltage selection for energy minimization. In Proceedings of the 39th annual Design Automation Conference, 2002.
37. Dakai Zhu, Rami Melhem, and Bruce R. Childers. Scheduling with dynamic voltage/speed adjustment using slack reclamation in multi-processor real-time systems. IEEE Transactions on Parallel and Distributed Systems, 2003.