A parameterized NoC simulator using OMNet++

2009 International Conference on Ultra Modern Telecommunications and Workshops

Volumn , Issue , 2009, Pages

  Al Badi, R ^a   Al Riyami, M ^a   Alzeidi, N ^a  

^a SULTAN QABOOS UNIVERSITY   (Oman)

Author keywords

Finite buffers; Network on chip; Performance evaluation; Simulation; Virtual channels; Wormhole switching

Indexed keywords

BUFFER REQUIREMENTS; BUFFER SIZES; DIFFERENT SCALE; FINITE BUFFER; HIGH-SPEED INTERCONNECTS; IN-LINE; NETWORK ON CHIP; NETWORKS ON CHIPS; OMNET++; PACKET SIZE; PARAMETERIZED; ROUTER DESIGN; SIMULATION MODEL; SWITCHING TECHNIQUES; VIRTUAL CHANNELS; WIRE PARAMETERS; WORMHOLE SWITCHING;

COMMUNICATION CHANNELS (INFORMATION THEORY); ELECTRIC NETWORK TOPOLOGY; SIMULATORS; SWITCHING;

ROUTERS;

EID: 74549181257     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICUMT.2009.5345363     Document Type: Conference Paper

References (20)

1. Omnet++ Community site, http://www.omnetpp.org/.
2. W. J. Dally, "Virtual channel flow control," IEEE Transactions on Parallel and Distributed Systems, vol. 3, pp. 194-205, 1992.
3. W. J. Dally and B. Towles, Principles and practices of interconnection networks Amsterdam ; London: Elsevier/Morgan Kaufmann, 2004.
4. W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," presented at Design Automation Conference, Las Vegas, NV, USA, 2001.
5. J. Duato, "A New Theory Of Deadlock-Free Adaptive Routing In Wormhole Networks," IEEE Transactions On Parallel And Distributed Systems, vol. 4, pp. 1320-1331, 1993.
6. J. Duato, S. Yalamanchili, and L. M. Ni, Interconnection Networks: An Engineering Approach. San Francisco: Morgan Kaufmann Publishers Inc., 2003.
7. P. Fortier and H. Michel, Computer systems performance evaluation and prediction. Boston ; London: Digital Press, 2003.
8. R. E. Kessler and J. L. Schwarzmeier, "CRAY T3D: a new dimension for Cray research," presented at IEEE Compcon Spring, Francisco, CA, USA, 1993.
9. H. Kobayashi, Modeling and analysis : an introduction to system performance evaluation methodology. Reading, Mass. ; London: Addison-Wesley, 1978.
10. K. Lee, S. J. Lee, and H. J. Yoo, "Low-power network-on-chip for high-performance SoC design," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, pp. 148-160, 2006.
11. S. J. Lee, K. Lee, S. J. Song, and H. J. Yoo, "Packet-switched on-chip interconnection network for system-on-chip applications," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 52, pp. 308-312, 2005.
12. D. Lilja, Measuring computer performance : a practitioner's guide Cambridge ; New York: Cambridge University Press, 2000.
13. M. H. MacDougall, Simulating Computer Systems: Techniques and Tools. London: The MIT Press, 1987.
14. G. Min and M. Ould-Khaoua, "A performance model for wormholeswitched interconnection networks under self-similar traffic," IEEE Transactions on Computers, vol. 53, pp. 601-613, 2004.
15. P. Mohapatra, "Wormhole Routing Techniques for Directly Connected Multicomputer Systems," ACM Computing Surveys, vol. 30, pp. 374-410, 1998.
16. M. Ould-Khaoua, "A performance model for Duato's fully adaptive routing algorithm in k-ary n-cubes," IEEE Transactions On Computers, vol. 48, pp. 1297-1304, 1999.
17. P. P. Pande, C. Grecu, A. Ivanov, and R. Saleh, "Switch-based interconnect architecture for future systems on chip," Proceedings of SPIE - VLSI Circuits and Systems, vol. 5117, pp. 228-237, 2003.
18. P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, "Performance evaluation and design trade-offs for network-on-chip interconnect architectures," IEEE Transactions on Computers, vol. 54, pp. 1025-1040, 2005.
19. H. Sarbazi-Azad, A. Khonsari, and M. Ould-Khaoua, "Analysis of Deterministic Routing in k-Ary n-Cubes with Virtual Channels " Journal of Interconnection Networks, vol. 3, pp. 67-83, 2002.
20. H. Sarbazi-Azad, M. Ould-Khaoua, and L. M. Mackenzie, "Analytical modeling of wormhole-routed k-ary n-cubes in the presence of hot-spot traffic," IEEE Transactions on Computers, vol. 50, pp. 623-634, 2001.