메뉴 건너뛰기




Volumn , Issue , 2007, Pages 254-257

gpNoCsim - A general purpose simulator for network-on-chip

Author keywords

NoC; SoC; Wormhole switching

Indexed keywords

COMPUTER SIMULATION; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; GENERAL PURPOSE COMPUTERS; JAVA PROGRAMMING LANGUAGE; MICROPROCESSOR CHIPS;

EID: 34748825546     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICICT.2007.375388     Document Type: Conference Paper
Times cited : (38)

References (6)
  • 2
    • 0036149420 scopus 로고    scopus 로고
    • Networks on chips: A new SoC paradigm
    • Jan
    • L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm," IEEE Computer, vol. 35, pp. 70-78, Jan 2002.
    • (2002) IEEE Computer , vol.35 , pp. 70-78
    • Benini, L.1    De Micheli, G.2
  • 3
    • 24144461667 scopus 로고    scopus 로고
    • Performance Evaluation and Design Trade-offs for MP-SoC Interconnect Architectures
    • August
    • P. Pande, C. Grecu, M. Jones, A. Ivanov and R. Saleh, "Performance Evaluation and Design Trade-offs for MP-SoC Interconnect Architectures," IEEE Transactions on Computers, vol. 54, no. 8, pp. 1025-1040, August 2005.
    • (2005) IEEE Transactions on Computers , vol.54 , Issue.8 , pp. 1025-1040
    • Pande, P.1    Grecu, C.2    Jones, M.3    Ivanov, A.4    Saleh, R.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.