Flash bench: A workbench for a rapid development of flash-based storage devices

Proceedings - IEEE International Symposium on Rapid System Prototyping, RSP

Volumn , Issue , 2012, Pages 163-169

  Lee, Sungjin ^a   Park, Jisung ^a   Kim, Jihong ^a  

^a Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

CELL SIZE; CROSS-LAYER; DEDUPLICATION; DESIGN COMPLEXITY; DESIGN ENVIRONMENT; DEVELOPMENT ENVIRONMENT; DEVELOPMENT TIME; EFFECTIVE SOLUTION; FLASH DEVICES; GENERIC FRAMEWORKS; HARDWARE ACCELERATORS; HARDWARE/SOFTWARE; INTELLIGENT SOFTWARE ALGORITHMS; MULTI-LEVEL DESIGNS; NAND FLASH MEMORY; OPTIMIZATION FUNCTION; PHYSICAL CHARACTERISTICS; SOFTWARE ALGORITHMS; SOFTWARE/HARDWARE; SPECIALIZED HARDWARE; STORAGE SOLUTIONS; SYSTEM LEVELS; SYSTEM-LEVEL APPROACH;

HARDWARE; OPTIMIZATION; VIRTUAL STORAGE;

DESIGN;

EID: 84873479949     PISSN: 21505500     EISSN: 21505519     Source Type: Conference Proceeding    
DOI: 10.1109/RSP.2012.6380706     Document Type: Conference Paper

References (15)

1. L. Grupp, A. Caulfield, J. Coburn, S. Swanson, E. Yaakobi, P. Siegel, and J. Wolf, " Characterizing Flash Memory: Anomalies, Observations, and Applications," in Proceedings of the International Symposium on Microarchitecture, 2009.
2. T. Park and J.-S. Kim, " Compression support for flash translation layer," in Proceedings of the International Workshop on Software Support for Portable Storage, 2010.
3. S. Lee, J. Park, K. Fleming, Arvind, and J. Kim " Improving performance and lifetime of solid-state drives using hardware-Accelerated Compression," IEEE Transactions on Consumer Electronics, 2011.
4. A. Gupta, R. Pisolkar, B. Urgaonkar, and A. Sivasubramaniam, " Leveraging value locality in optimizing NAND Flash-Based SSDs," in Proceedings of the USENIX Conference on File and Storage Technologies, 2011.
5. N. Agrawal, V. Prabhakaran, and T. Wobber, " Design Tradeoffs for SSD Performance," in Proceedings of the USENIX Annual Technical Conference, 2008.
6. Y. Kim, B. Tauras, A. Gupta, and B. Urgaonkar, " FlashSim: A Simulator for NAND Flash-Based Solid-State Drives," in Proceedings of the International Conference on Advances in System Simulation, 2009.
7. Y. Hu, H. Jiang, D. Feng, L. Tian, H. Luo, and S. Zhang, " Performance Impact and Interplay of SSD Parallelism through Advanced Commands, Allocation Strategy and Data Granularity," in Proceedings of the International Conference on Supercomputing, 2011.
8. Y. Seong, E. Nam, J. Yoon, H. Kim, J.-Y. Choi, S. Lee, Y. Bae, J. Lee, Y. Cho, and S.-L. Min, " Hydra: A Block-Mapped parallel flash memory solid-state disk architecture", IEEE Transactions on Computers, vol. 59, no. 7, pp. 905-921, 2010.
9. R. Nikhil, " Bluespec System Verilog: Efficient, Correct RTL from High Level Specifications," in Proceedings of the International Conference on Formal Methods and Models for Co-Design, 2004.
10. S. Lee, K. Fleming, J. Park, K. Ha, A. Caulfield, S. Swanson, Arvind, and J. Kim, " BlueSSD: An Open Platform for Cross-layer Experiments for NAND Flash-based SSDs," in Proceedings of the International Workshop on Architectural Research Prototyping, 2010.
11. K. Fleming, C-C. Lin, N. Dave, Arvind, G. Raghavan, J. Hicks, " H.264 Decoder: A Case Study in Multiple Design Points," in Proceedings of the International Conference on Formal Methods and Models for Co-Design, 2008.
12. J. Ziv and A. Lempel, "A Universal Algorithm for Sequential Data Compression," IEEE Transactions on Information Theory, 1977.
13. M. Kjelso, M. Gooch, and S. Jones, " Design and Performance of a Main Memory Hardware Data Compressor," in Proceedings of the EUROMICRO Conference, 1996.
14. R. N. Williams, " An Extremely Fast Ziv-lempel Data Compression Algorithm," in Proceedings of the Data Compression Conference, 1991.
15. M. King, N. Dave, and Arvind, " Automatic Generation of Hardware/Software Interfaces," in Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, 2012.