Improving performance and lifetime of solid-state drives using hardware-accelerated compression

IEEE Transactions on Consumer Electronics

Volumn 57, Issue 4, 2011, Pages 1732-1739

  Lee, Sungjin ^a   Park, Jihoon ^a   Fleming, Kermin ^b   Arvind, ^b   Kim, Jihong ^a  

^a Seoul National University   (South Korea)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Data Compression; Flash Translation Layer; NAND Flash Memory; Solid State Drive

Indexed keywords

COMPRESSION MODULES; EVALUATION RESULTS; FLASH TRANSLATION LAYER; GARBAGE COLLECTION; HARDWARE-ACCELERATED; IMPROVING PERFORMANCE; NAND FLASH MEMORY; SELECTIVE COMPRESSION;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FLASH MEMORY; REFUSE COLLECTION;

DATA COMPRESSION;

EID: 84863071762     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCE.2011.6131148     Document Type: Article

References (12)

1. S. Saeki and M. Oishi, "SSDs challenge HDDs, but quality a problem," Nikkei Electronics Asia, Jun. 2009.
2. K. Yim, H. Bahn, and K. Koh, "A flash compression layer for smartmedia card systems," IEEE Transactions on Consumer Electronics, vol. 50, no. 1, pp. 192-197, Feb. 2004.
3. T. Park and J.-S. Kim, "Compression support for flash translation layer," in Proceedings of the International Workshop on Software Support for Portable Storage, pp. 19-24, Oct. 2010.
4. S. Lee, K. Fleming, J. Park, K. Ha, A. Caulfield, S. Swanson, Arvind, and J. Kim, "BlueSSD: an open platform for cross-layer experiments for NAND flash-based SSDs," in Proceedings of the International Workshop on Architectural Research Prototyping, Jun. 2010.
5. M. Kjelso, M. Gooch, and S. Jones, "Design and performance of a main memory hardware data compressor," in Proceedings of the EUROMICRO Conference, pp. 423-430, Sept. 1996.
6. R. N. Williams, "An extremely fast ziv-lempel data compression algorithm," in Proceedings of the Data Compression Conference, pp. 362-371, Apr. 1991.
7. A. Gupta, Y. Kim, and B. Urgaonkar, "DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings," in Proceedings of the Architectural Support for Programming Languages and Operating Systems, pp. 229-240, Mar. 2009.
8. R. Nikhil, "Bluespec system verilog: efficient, correct RTL from high level specifications," in Proceedings of the International Conference on Formal Methods and Models for Co-Design, pp. 69-70, Jun. 2004. (Pubitemid 41718488)
9. R. Card, T. Ts'o, and S. Tweedie, "Design and implementation of the second extended filesystem," in Proceedings of the Dutch International Symposium on Linux, Dec. 1994.
10. F. Chen, T. Luo, and X. Zhang, "CAFTL: a content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives," in Proceedings of the USENIX Conference on File and Storage Technologies, pp. 77-90, Feb. 2011.
11. A. Gupta, R. Pisolkar, B. Urgaonkar, and A. Sivasubramaniam, "Leveraging value locality in optimizing NAND flash-based SSDs," in Proceedings of the 9th USENIX Conference on File and Storage Technologies, pp. 91-103, Feb. 2011.
12. Q. Yang and J. Ren, "I-CASH: intelligently coupled array of SSD and HDD," in Proceedings of the International Symposium on High Performance Computer Architecture, pp. 278-289, Feb. 2011.