Polyhedral parallel code generation for CUDA

Transactions on Architecture and Code Optimization

Volumn 9, Issue 4, 2013, Pages

  Verdoolaege, Sven ^a   Juega, Juan Carlos ^b   Cohen, Albert ^a   Gómez, José Ignacio ^b   Tenllado, Christian ^b   Catthoor, Francky ^c  

^a INRIA   (France)

^b UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^c imec   (Belgium)

Author keywords

C to CUDA; Code generation; Compilers; CUDA; GPU; Loop transformations; Par4All; Polyhedral model; PPCG

Indexed keywords

C-TO-CUDA; CODE GENERATION; CUDA; GPU; LOOP TRANSFORMATION; PAR4ALL; POLYHEDRAL MODELS; PPCG;

NETWORK COMPONENTS;

PROGRAM COMPILERS;

EID: 84872943015     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/2400682.2400713     Document Type: Article

References (50)

1. ALLEN, R. AND KENNEDY, K. 1987. Automatic translation of fortran programs to vector form. ACM Trans. Program. Lang. Syst. 9, 4, 491-542.
2. ALLEN, R. AND KENNEDY, K. 2001. Optimizing Compilers for Modern Architectures. Morgan Kaufmann Publishers.
3. AMINI, M., COELHO, F., IRIGOIN, F., AND KERYELL, R. 2011. Static compilation analysis for host-accelerator communication optimization. In Workshop on Languages and Compilers for Parallel Computing (LCPC'11). Lecture Notes in Computer Science. Springer.
4. AMP 2011. C++ accelerated massive parallelism. http://msdn.microsoft.com/ en-us/library/hh2651377
5. BAGHDADI, S., GRÖSSLINGER, A., AND COHEN, A. 2010. Putting automatic polyhedral compilation for GPGPU to work. In Proceedings of the International Workshop Compilers for Parallel Computer (CPC).
6. BASKARAN, M., RAMANUJAM, J., AND SADAYAPPAN, P. 2010. Automatic C-to-CUDA code generation for affine programs. In Compiler Construction (CC 10), Held as Part of the Joint European Conferences on Theory and Practice of Software, (ETAPS 10), Lecture Notes in Computer Science, vol. 6011. Springer, 244-2633
7. BASTOUL, C. 2004. Code generation in the polyhedral model is easier than you think. In Proceedings of the International Conference on parallel Architectures and Compilation Techniques (PACT'04). IEEE Computer Society, Washington, DC, 7-16.
8. BENABDERRAHMANE, M.-W., POUCHET, L.-N., COHEN, A., AND BASTOUL, C. 2010. The polyhedral model is more widely applicable than you think. In Proceedings of the International Conference on Compiler Construction (CC'10). Lecture Notes in Computer Science, vol. 6011. Springer.
9. BIK, A. J. C. 2004. The Software Vectorization Handbook. Applying Multimedia Extensions for Maximum Performance. Intel Press.
10. BONDHUGULA, U. 2012. PLuTo: An automatic parallelizer and locality optimizer for multicores, version 0.7. http://pluto-compiler.sourceforge.net//
11. BONDHUGULA, U., HARTONO, A., RAMANUJAM, J., AND SADAYAPPAN, P. 2008a. A practical automatic polyhedral parallelizer and locality optimizer. SIGPLAN Not. 43, 6, 101-113.
12. BONDHUGULA, U., RAMANUJAM, J., 2008b. PLuTo: A practical and fully automatic polyhedral program optimization system. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI).
13. BOULET, P., DARTE, A., SILBER, G.-A., AND VIVIEN, F. 1998. Loop parallelization algorithms: From parallelism extraction to code generation. Parallel Comput. 24, 421-444.
14. CHEN, C., CHAME, J., AND HALL, M. 2008. A framework for composing high-level loop transformations. Tech. rep., USC Computer Science.
15. COOPER, P., DOLINSKY, U., DONALDSON, A. F., RICHARDS, A., RILEY, C., AND RUSSELL, G. 2010. Offload-Automating code migration to heterogeneous multicore systems. In Proceedings of International Conference on High-Performance Embedded Architectures and Compilers (HIPEAC). 337-352.
16. FEAUTRIER, P. 1991. Dataflow analysis of array and scalar references. Int. J. Parallel Program. 20, 1, 23-53.
17. FEAUTRIER, P. 1992a. Some efficient solutions to the affine scheduling problem. Part I. One-Dimensional time. Int. J. Parallel Program. 21, 313-347.
18. FEAUTRIER, P. 1992b. Some efficient solutions to the affine scheduling problem. Part II. Multidimensional time. Int. J. Parallel Program. 21, 389-420.
19. FERRER, R., BELTRAN, V., GONŹALEZ, M., MARTORELL, X., AND AYGUAD́e, E. 2010. Analysis of task offloading for accelerators. In Proceedings of the International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC). 322-336.
20. GROSSER, T., ZHENG, H., A, R., SIMBÜRGER, A., GRÖSSLINGER, A., AND POUCHET, L.-N. 2011. Polly: Polyhedral optimization in llvm. In 1st InterantionalWorkshop on Polyhedral Compilation Techniques (IMPACT'11).
21. GRÖSSLINGER, A. 2009. Precise management of scratchpad memories for localising array accesses in scientific codes. In CC'09. Springer, 236-250.
22. HMPP 2010. HMPP workbench: directive-based multi-language and multi-target hybrid programming model. http://www.caps-entreprise.com/hmpp.htmll
23. HPC PROJECT. 2012. Par4All automatic parallelization version 1.3. http://www.par4all.orgg
24. LEE, S. AND EIGENMANN, R. 2010. OpenMPC: Extended openmp programming and tuning for GPUs. In Proceedings of the ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis (SC'10). . IEEE Computer Society, Washington, DC, 1-11.
25. LEE, S., MIN, S.-J., AND EIGENMANN, R. 2009. OpenMP to GPGPU: A compiler framework for automatic translation and optimization. In Proceedings of the Symposium on Principles and Practice of Parallel Programming.
26. LEUNG, A., VASILACHE, N., MEISTER, B., BASKARAN, M., WOHLFORD, D., BASTOUL, C., AND LETHIN, R. 2010. A mapping path for multi-GPGPU accelerated computers from a portable high level programming abstraction. In Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units (GPGPU'10). ACM, New York, 51-61.
27. LIM, A. 2001. Improving parallelism and data locality with affine partitioning. M.S. thesis, Stanford University.
28. LIU, Y., ZHANG, E. Z., AND SHEN, X. 2009. A cross-input adaptive framework for gpu programs optimization. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium.
29. NUZMAN, D., ROSEN, I., AND ZAKS, A. 2006. Auto-vectorization of interleaved data for SIMD. In Proceedings of the Conference on Programming Language Design and Implementation (PLDI'06).
30. NUZMAN, D. AND ZAKS, A. 2008. Outer-loop vectorization-revisited for short SIMD architectures. In International Conference on Parallel Architecture and Compilation Techniques (PACT'08).
31. NVIDIA Corporation 2011. NVIDIA CUDA Programming guide 4.0. NVIDIA Corporation.
32. OpenACC 2011. OpenACC: Directives for accelerators. http://www.openacc- standard.orgg
33. PoCC 2012. PoCC: the polyhedral compiler collection version 1.1. http://www.cse.ohio-state.edu/pouchet/-software/pocc//
34. RAVI, N., YANG, Y., BAO, T., AND CHAKRADHAR, S. 2012. Apricot: An optimizing compiler and productivity tool for x86-compatible many-core coprocessors. In International Conference on Supercomputing (ICS'12).
35. RENGANARAYANAN, L., KIM, D., RAJOPADHYE, S., AND STROUT, M. 2007. Parameterized tiled loops for free. In ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI).
36. RUDY, G., KHAN, M. M., HALL, M., CHEN, C., AND JACQUELINE, C. 2011. A programming language interface to describe transformations and code generation. In Proceedings of the 23rd international conference on Languages and Compilers for Parallel Computing (LCPC'10). Springer, 136-150.
37. RYOO, S., RODRIGUES, C. I., BAGHSORKHI, S. S., STONE, S. S., KIRK, D. B., AND HWU, W.-M. 2008a. Optimization principles and application perform-ance evaluation of a multithreadedGPUusing CUDA. In Proceedings of the Symposium on Principles and Practice of Parallel Programming (PPoPP'08).
38. RYOO, S., RODRIGUES, C. I., STONE, S. S., BAGHSORKHI, S. S., S. UENG, J. A. S., AND HWU, W.-M. 2008b. Optimization space pruning for a multithreaded GPU. In Proceedings of the International Symposium on Code Generation and Optimization (CGO'08).
39. SHIN, J., CHAME, J., AND HALL, M. W. 2002. Compiler-controlled caching in superword register files for multimedia extension architectures. In International Conference on Parallel Architecture and Compilation Techniques (PACT'02).
40. SHIN, J., HALL, M., AND CHAME, J. 2005. Superword-level parallelism in the presence of control flow. In Proceedings of the Interanational Symposium on Code Generation and Optimization (CGO'05).
41. THE PORTLAND GROUP 2010. PGI Accelerator Programming Model for Fortran&C v1.3 ed. The Portland Group.
42. TRIFUNOVÍC, K., NUZMAN, D., COHEN, A., ZAKS, A., AND ROSEN, I. 2009. Polyhedral-model guided loop-nest auto-vectorization. In International Conference on Parallel Architecture and Compilation Techniques (PACT'09).
43. UENG, S., LATHARA, M., BAGHSORKHI, S. S., AND HWU, W.-M. 2008. CUDA-lite: Reducing GPU programming complexity. In Proceedings of the Workshop on Languages and Compilers for Parallel Computing (LCPC'08).
44. UNKULE, S., SHALTZ, C., AND QASEM, A. 2012. Automatic restructuring of gpu kernels for exploiting inter-thread data locality. In International Conference on Compiler Construction (CC'12). Lecture Notes in Computer Science, vol. 7210. Springer.
45. VASILACHE, N., MEISTER, B., BASKARAN, M., AND LETHIN, R. 2012. Joint scheduling and layout optimization to enable multi-level vectorization. In Proceedings of the International workshop on Polyhedral Compilation Techniques (IMPACT'12).
46. VERDOOLAEGE, S. 2010. isl: An integer set library for the polyhedral model. In International Conference on Mathematical Software (ICMS'10), K. Fukuda, J. Hoeven, M. Joswig, and N. Takayama, Eds. Lecture Notes in Computer Science Series, vol. 6327. Springer, 299-302.
47. VERDOOLAEGE, S. AND GROSSER, T. 2012. Polyhedral extraction tool. In Proceedings of the InternationalWorkshop on Polyhedral Compilation Techniques (IMPACT'12).
48. WHALEY, R. C. AND PETITET, A. 2005. Minimizing development and maintenance costs in supporting persistently optimized BLAS. Softw. Pract. Exper. 35, 2, 101-121. http://www.cs.utsa.edu/-whaley/papers/spercw04.ps+.
49. WOLFE, M. 1996. High Performance Compilers for Parallel Computing. Addison Wesley.
50. WU, P., EICHENBERGER, A. E., WANG, A., AND ZHAO, P. 2005. An integrated Simdization framework using virtual vectors. In International Conference on Supercomputing (ICS'05).