Open-people: An open platform for estimation and optimizations of energy consumption

Conference on Design and Architectures for Signal and Image Processing, DASIP

Volumn , Issue , 2012, Pages 387-388

  Senn, E ^a   Chillet, D ^b   Zendra, O ^c   Belleudy, C ^d   Ben Atitallah, R ^e   Fritsch, A ^f   Samoyeau, C ^g  

^a UNIVERSITÉ DE BRETAGNE SUD   (France)

^b UNIVERSITÉ DE RENNES 1   (France)

^c INRIA   (France)

^d UNIVERSITÉ CÔTE D'AZUR   (France)

^e UNIVERSITÉ DE VALENCIENNES   (France)

^f THALES COMMUNICATIONS   (France)

^g InPixal   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTION LEVEL; BATTERY CAPACITY; COMPLETE SYSTEM; CONSUMPTION MEASUREMENT; DESIGN STEPS; ELECTRONIC DOMAINS; ESTIMATION AND OPTIMIZATION; HETEROGENEOUS MULTIPROCESSOR SYSTEMS; LOW POWER; LOW-POWER DESIGN; POWER MODELING;

ELECTRIC POWER SUPPLIES TO APPARATUS; EMBEDDED SYSTEMS; ENERGY UTILIZATION; ESTIMATION; IMAGE PROCESSING; MICROPROCESSOR CHIPS; OPTIMIZATION;

DESIGN;

EID: 84872420505     PISSN: 21649766     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (5)

1. Architecture analysis & design language (aadl), version 2. http://standards.sae.org/as5506a/, January 2010.
2. D.Blouin, D.Chillet, E.Senn, S.bilavarn, R.Bonamy, and C.Samoyeau. Aadl extension to model classical fpga and fpga embedded within a soc. International Journal of Reconfigurable Computing, 2011:15 pages, 2011.
3. Nagu Dhanwada, Reinaldo A. Bergamaschi, William W. Dungan, Indira Nair, Paul Gramann, William E. Dougherty, and Ing-Chao Lin. Transaction-level modeling for architectural and power analysis of powerpc and coreconnect-based systems. Design Automation for Embedded Systems, 10:105-125, 2006.
4. I. Lee, H. Kim, P. Yang, S. Yoo, E. Chung, K.Choi, J.Kong, and S.Eo. Powervip: Soc power estimation framework at transaction level. In Proc. ASP-DAC, 2006.
5. N.Dhanwada, I Lin, and V.Narayanan. A power estimation methodology for systemc transaction level models. In International conference on Hardware/software codesign and system synthesis, 2005.