Memory partitioning and scheduling co-optimization in behavioral synthesis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2012, Pages 488-495

  Li, Peng ^a   Wang, Yuxin ^a   Zhang, Peng ^b   Luo, Guojie ^c   Wang, Tao ^a,c   Cong, Jason ^a,b,c  

^a PEKING UNIVERSITY   (China)

^b Engineering IV   (United States)

^c UCLA/PKU Joint Research Institute in Science and Engineering   (United States)

Author keywords

Behavioral Synthesis; Memory Partitioning; Memory S ch eduling

Indexed keywords

ENERGY EFFICIENCY; HIGH LEVEL SYNTHESIS; MEDICAL IMAGING; SCHEDULING; SCHEDULING ALGORITHMS;

ADDRESS TRANSLATION; BEHAVIORAL SYNTHESIS; IMPROVE PERFORMANCE; MEMORY BANDWIDTHS; MEMORY PARTITIONING; OPTIMAL THROUGHPUTS; OPTIMIZATION TECHNIQUES; PARTITION FACTORS;

DATA HANDLING;

EID: 84872352531     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2429384.2429484     Document Type: Conference Paper

References (16)

1. Z. Zhang, Y. Fan, W. Jiang, G. Han, C. Yang, and J. Cong, "AutoPilot: A Platform-Based ESL Synthesis System," in High-Level Synthesis: From Algorithm to Digital Circuit, P. Coussy and A. Morawiec, Eds., ed: Springer Publishers, 2008.
2. J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. Vissers, and Z. Zhang, "High-Level Synthesis for FPGAs: From Prototyping to Deployment," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, pp. 473-491, 2011.
3. E. F. Girczyc, "Loop Winding-a Data Flow Approach to Functional Pipelining," in IEEE International Symposium on Circuits and Systems, 1987, pp. 382-385.
4. Y. Tatsumi and H. J. Mattausch, "Fast Quadratic Increase of Multiport-Storage-Cell Area with Port Number," Electronics Letters, vol. 35, pp. 2185-2187, 1999.
5. J. Ramanujam and P. Sadayappan, "Compile-Time Techniques for Data Distribution in Distributed Memory Machines," IEEE Transactions on Parallel and Distributed Systems, vol. 2, pp. 472-482, 1991.
6. J. M. Anderson and M. S. Lam, "Global Optimizations for Parallelism and Locality on Scalable Parallel Machines," in Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, 1993, pp. 112-125.
7. A. Agarwal, D. A. Kranz, and V. Natarajan, "Automatic Partitioning of Parallel Loops and Data Arrays for Distributed Shared-memory Multiprocessors," IEEE Transactions on Parallel and Distributed Systems, vol. 6, pp. 943-962.
8. R. Barua, W. Lee, S. Amarasinghe, and A. Agarwal, "Memory Bank Disambiguation using Modulo Unrolling for Raw Machines," in Proceedings of the Fifth International Conference on High Performance Computing, 1998, pp. 212-220.
9. J. Cong, W. Jiang, B. Liu, and Y. Zou, "Automatic Memory Partitioning and Scheduling for Throughput and Power Optimization," in Proceedings of the 2009 International Conference on Computer-Aided Design (ICCAD 2009), San Jose, California, 2009, pp. 697-704.
10. Y. Wang, P. Zhang, X. Cheng, and J. Cong, "An Integrated and Automated Memory Optimization Flow for FPGA Behavioral Synthesis," in Proceedings of the 17th Asia and South Pacific Design Automation Conference, Sydney, Australia, 2012, pp. 257-262.
11. J. Cong, W. Jiang, B. Liu, and Y. Zou, "Automatic Memory Partitioning and Scheduling for Throughput and Power Optimization," ACM Transactions on Design Automation of Electronic Systems, vol. 16, 2011.
12. K. Kennedy and J. R. Allen, Optimizing Compilers for Modern Architectures: A Dependence-Based Approach. San Francisco, CA: Morgan Kaufmann Publishers Inc., 2002.
13. P. Getreuer. Tvreg: Variational Imaging Methods for Denoising, Deconvolution, Inpainting, and Segmentation. Available: http://www.math.ucla. edu/getreuer/tvreg.html
14. B. R. Rau, "Iterative Modulo Scheduling: an Algorithm for Software Pipelining Loops," in Proceedings of the 27th annual international symposium on Microarchitecture, San Jose, California, United States, 1994, pp. 63-74.
15. H. W. Kuhn, "The Hungarian Method for the assignment problem," Naval Research Logistic Quarterly, vol. 2, pp. 83-97, 1955.
16. J. Cong, V. Sarkar, G. Reinman, and A. Bui, "Customizable Domain-Specific Computing," IEEE Design and Test of Computers, vol. 28, pp. 5-15, 2011.