High-efficiency CMOS power amplifier using uneven bias for wireless LAN application

ETRI Journal

Volumn 34, Issue 6, 2012, Pages 885-891

  Ryu, Namsik ^a   Jung, Jae Ho ^a   Jeong, Yongchae ^b  

^a Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

^b Chonbuk National University   (South Korea)

Author keywords

802.11g WLAN; Balun transformer; CMOS power amplifier; Current mode transformer; High efficiency

Indexed keywords

802.11G; AUXILIARY AMPLIFIERS; BALUN TRANSFORMER; CLASS-AB; CMOS PA; CMOS POWER AMPLIFIERS; CURRENT MODE; DRIVER AMPLIFIER; ERROR VECTOR MAGNITUDE; FULLY INTEGRATED; MAIN AMPLIFIERS; OUTPUT POWER; OUTPUT STAGES; POWER STAGE; QUIESCENT CURRENTS; RF-CMOS; SUPPLY VOLTAGES; TAIWAN SEMICONDUCTOR MANUFACTURING COMPANIES;

BANDPASS FILTERS; CMOS INTEGRATED CIRCUITS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; POWER AMPLIFIERS;

EFFICIENCY;

EID: 84870553536     PISSN: 12256463     EISSN: 22337326     Source Type: Journal    
DOI: 10.4218/etrij.12.1812.0024     Document Type: Article

References (15)

1. S.C. Cripps, Advanced Techniques in RF Power Amplifier Design, Norwood, MA: Artech House, 2002.
2. D.H. Kang et al., "Design of Doherty Power Amplifiers for Handset Applications," IEEE Tran. Microw. Theory Tech., vol. 58, no. 8, Aug. 2010, pp. 2134-2142.
3. E. Kaymaksut and P. Reynaert, "A 2.4 GHz Fully Integrated Doherty Power Amplifier Using Series Combining Transformer," Proc. ESSCIRC, Sept. 2010, pp. 302-305.
4. N. Wongkomet, L. Tee, and P.R. Gray, "A +31.5 dBm CMOS RF Doherty Power Amplifier for Wireless Communications," IEEE J. Solid-State Circuits, vol. 41, no. 12, Dec. 2006, pp. 2852-2859.
5. Y. Yang et al., "Optimum Design for Linearity and Efficiency of a Microwave Doherty Amplifier Using a New Load Matching Technique," Microw. J., vol. 44, no. 12, Dec. 2001, pp. 20-36.
6. I. Aoki et al., "Distributed Active Transformer: A New Power-Combining and Impedance-Transformation Technique," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, Jan. 2002, pp. 316-331.
7. P. Haldi et al., "A 5.8 GHz 1 V Linear Power Amplifier Using a Novel On-Chip Transformer Power Combiner in Standard 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 5 May 2008, pp. 1054-1063.
8. G. Liu et al., "Fully Integrated CMOS Power Amplifier With Efficiency Enhancement at Power Back-off"," IEEE J. Solid-State Circuits, vol. 43, no. 3, Mar. 2008, pp. 600-609.
9. A. Afsahi, A. Behzad, and L.E. Larson, "A 65 nm CMOS 2.4 GHz 31.5 dBm Power Amplifier with a Distributed LC Power-Combining Network and Improved Linearization for WLAN Applications," ISSCC Dig. Technical Papers, Feb. 2010, pp. 452-453.
10. A. Afsahi and L.E. Larson, "An Integrated 33.5 dBm Linear 2.4 GHz Power Amplifier in 65 nm CMOS for WLAN Applications," Custom Integrated Circuits Conf., 2010, pp. 1-4.
11. A. Afsahi et al., "Fully Integrated Dual-Band Power Amplifiers with On-Chip Baluns in 65 nm CMOS for an 802.11n MIMO WLAN SoC," IEEE RFIC Symp. Dig., June 2009, pp. 365-368.
12. O. Degani et al., "A 1×2 MIMO Multi-band CMOS Transceiver with an Integrated Front-End in 90 nm CMOS for 802.11a/g/n WLAN Application," ISSCC Dig., Feb. 2008, pp. 356-357.
13. H.H. Liao et al., "A Fully Integrated 2×2 Power Amplifier for Dual Band MIMO 802.11n WLAN Applications Using SiGe HBT Technology," IEEE RFIC Symp. Dig., June 2008, pp. 515-518.
14. D. Chowdhury et al., "A Fully Integrated Dual-Mode Linear 2.4 GHz CMOS Power Amplifier for 4G WiMax Applications," IEEE J. Solid-State Circuits, vol. 44, no. 12, Dec. 2009, pp. 3393-3402.
15. C.C. Yen and H.R. Chuang, "A 0.25-μm 20-dBm 2.4-GHz CMOS Power Amplifier with an Integrated Diode Linearizer," IEEE Micro. Wireless Comp. Lett., vol. 13, no. 2, Feb. 2003, pp. 45-47.