Biologically inspired spiking neurons: Piecewise linear models and digital implementation

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 59, Issue 12, 2012, Pages 2991-3004

  Soleimani, Hamid ^a   Ahmadi, Arash ^a   Bavandpour, Mohammad ^b  

^a RAZI UNIVERSITY   (Iran)

^b SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

Field programmable gate array (FPGA); piecewise linear model; spike rate learning; spiking neural networks

Indexed keywords

BIOINFORMATICS; BIOMIMETICS; CHARACTER RECOGNITION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INFERENCE ENGINES; LEARNING SYSTEMS; LOGIC SYNTHESIS; NEURAL NETWORKS; NEURONS; PIECEWISE LINEAR TECHNIQUES;

DIGITAL IMPLEMENTATION; HARDWARE IMPLEMENTATIONS; PIECEWISE LINEAR MODELING; PIECEWISE LINEAR MODELS; SPIKE RATE LEARNING; SPIKING NEURAL NETWORKS; SPIKING NEURON MODELS; SUPERVISED AND UNSUPERVISED LEARNING;

LEARNING ALGORITHMS;

EID: 84870542520     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2012.2206463     Document Type: Article

References (42)

1. A. L. Hodgkin and A. F. Huxley, "A quantitative description of membrane current and its application to conduction and excitation in nerve," J. Physiol., vol. 117, no. 4, pp. 500-544, Aug. 1952.
2. W. Gerstner and W. M. Kistler, Spiking Neuron Models: Single Neurons. Cambridge, U.K.: Cambridge Univ. Press, 2002, Populations, Plasticity.
3. E. M. Izhikevich, "Which model to use for cortical spiking neurons?," IEEE Trans. Neural Netw., vol. 15, no. 5, pp. 1063-1070, Sep. 2004.
4. E. M. Izhikevich, "Simple model of spiking neurons," IEEE Trans. Neural Netw., vol. 14, no. 6, pp. 1569-1572, 2003.
5. M. Sivilotti, "Wiring considerations in analog VLSI systems with application to field-programmable networks," Ph.D. dissertation, Computation and Neural Systems, Caltech, Pasadena, CA, 1991.
6. M. A. Mahowald, "VLSI analogs of neuronal visual processing: A synthesis of form and function," Ph.D. dissertation, Computation and Neural Systems, Caltech, Pasadena, CA, 1992.
7. T. Massoud and T. Horiuchi, "A neuromorphic VLSI head direction cell system," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 1, pp. 150-163, Jan. 2011.
8. A. Basu, S. Ramakrishnan, C. Petre, S. Koziol, S. Brink, and P. E. Hasler, "Neural dynamics in reconfigurable silicon," IEEE Trans. Biomed. Circuits Syst., vol. 4, no. 5, pp. 311-319, Oct. 2010.
9. J. V. Arthur and K. Boahen, "Silicon neuron design: The dynamical systems approach," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 5, pp. 1034-1043, May 2011.
10. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Trans. Neural Netw., vol. 17, no. 1, pp. 211-221, Jan. 2006. (Pubitemid 43272460)
11. R. Serrano-Gotarredona, T. Serrano-Gotarredona, A. Acosta-Jimenez, and B. Linares-Barranco, "A neuromorphic cortical-layer microchip for spike-based event processing vision systems," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 12, pp. 2548-2566, Dec. 2006. (Pubitemid 46002253)
12. R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gomez-Rodriguez, L. Gamunas-Mesa, R. Berner, M. Rivas-Perez, T. Delbruck, S.-C. Liu, R. Douglas, P. Hafliger, G. Jimenez-Moreno, A. C. Ballcels, T. Serrano-Gotarredona, A. J. Acosta-Jimenez, and B. Linares-Barranco, "CAVIAR: A 45 k Neuron, 5M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking," IEEE Trans. Neural Netw., vol. 20, no. 9, pp. 1417-1438, Sep. 2009.
13. D. Macq, M. Verleysen, P. Jespers, and J.-D. Legat, "Analog implementation of a Kohonen map with on-chip learning," IEEE Trans. Neural Netw., vol. 4, pp. 456-461, May 1993. (Pubitemid 23684035)
14. S. Renaud, J. Tomas, Y. Bornat, A. Daouzli, and S. Saighi, "Neuromimetic ICs with analog cores: An alternative for simulating spiking neural networks," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS),May 2007, pp. 3355-3358. (Pubitemid 47449268)
15. Blue Brain Project [Online]. Available: http://bluebrain.epfl.ch, last visited, Feb. 2012
16. Neurogrid project [Online]. Available: http://neurogrid.net, last visited, Feb. 2012
17. S. B. Furber, S. Temple, and A. D. Brown, "High-performance computing for systems of spiking neurons," in Proc. AISB'06 Workshop GC5: Archit. Brain Mind, 2006, vol. 2, pp. 29-36.
18. S. Hashimoto and H. Torikai, "A novel hybrid spiking neuron: Bifurcations, responses, and on-chip learning," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 2168-2181, Aug. 2010.
19. L. Camuñas-Mesa, A. Acosta-Jiménez, C. Zamarreño- Ramos, T. Serrano-Gotarredona, and B. Linares-Barranco, "A 32 32 Pixel convolution processor chip for address event vision sensors with 155 ns event latency and 20 Meps throughput," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 4, pp. 777-790, Apr. 2011.
20. R. K. Weinstein, M. S. Reid, and R. H. Lee, "Methodology and design flow for assisted neural-model implementations in FPGAs," IEEE Trans. Neural Syst. Rehabil. Eng., vol. 15, no. 1, pp. 83-93, Mar. 2007.
21. S. Hashimoto and H. Torikai, "A novel hybrid spiking neuron: Bifurcations, responses, and on-chip learning," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 2168-2181, Aug. 2010.
22. T.Matsubara,H. Torikai, and T.Hishiki, "A generalized rotate-and-fire digital spiking neuron model and its on-FPGA learning," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 10, pp. 677-681, Sep. 2011.
23. H. Torikai, H. Hamanaka, and T. Saito, "Reconfigurable digital spiking neuron and its pulse-coupled network: Basic characteristics and potential applications," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 734-738, Aug. 2006. (Pubitemid 44363888)
24. H. Torikai, "Basic characteristics and learning potential of a digital spiking neuron," IEICE Trans. Fundam. Electron., Commun. Comput. Sci., vol. E90-A, no. 10, pp. 2093-2100, Oct. 2007.
25. H. Torikai, A. Funew, and T. Saito, "Digital spiking neuron and its learning for approximation of various spike-trains," Neural Netw., vol. 21, no. 2-3, pp. 140-149, Mar.-Apr. 2008.
26. T. Hishiki and H. Torikai, "A novel resonate-and-fire-type digital spiking neuron and its bifurcation analysis," in Proc. Int. Symp. Nonlinear Theory Appl., 2009, pp. 531-534.
27. M. J. Pearson, A. G. Pipe, B. Mitchinson, K. Gurney, C. Melhuish, I. Gilhespy, and M. Nibouche, "Implementing spiking neural networks for real-time signal-processing and control applications: A model-validated FPGA approach," IEEE Trans. Neural Netw., vol. 18, no. 5, pp. 1472-1487, Sep. 2007. (Pubitemid 47408546)
28. M. La Rosa, E. Caruso, L. Fortuna, M. Frasca, L. Occhipinti, and F. Rivoli, "Neuronal dynamics on FPGA: Izhikevich's model," Proc. SPIE, vol. 5839, pp. 87-94, 2005. (Pubitemid 41720457)
29. L. Fortuna, M. Frasca, and M. La Rosa, "Emergent phenomena in neuroscience," in Advanced Topics on Cellular Self-Organizing Nets and Chaotic Nonlinear Dynamics to Model and Control Complex Systems, R. Caponetto, Ed. Hackensack, NJ: World Scientific, 2008, vol. 63, pp. 39-53.
30. M. Mokhtar, D. M. Halliday, and A. M. Tyrrell, "Hippocampus-inspired spiking neural network on FPGA," in Proc. 8th Int. Conf. Evolvable Syst.: From Biol. Hardware, 2008, pp. 362-371.
31. A. Cassidy, S. Denham, P. Kanold, and A. Andreou, "FPGA based silicon spiking neural array," in Proc. Biomed. Circuits Syst. Conf. (BIOCAS), Nov. 2007, pp. 75-78.
32. A. Cassidy and A. G. Andreou, "Dynamical digital silicon neurons," in IEEE Int. Workshop Biomed. Circuits Syst. (BioCAS), Baltimore, MD, Nov. 2008.
33. S. M. Bohte, J. N. Kok, and H. La Poutre, "Error-backpropagation in temporally encoded networks of spiking neurons," Neurocomputing, vol. 48, no. 4, pp. 17-37, Oct. 2002. (Pubitemid 36221486)
34. D. E. Rumelhart, G. E. Hinton, and R. J. Williams, "Learning representations by back-propagating errors," Nature, vol. 323, pp. 533-536, Oct. 1986. (Pubitemid 16025374)
35. E. M. Izhikevich, Dynamical Systems in Neuroscience: The Geometry of Excitability and Bursting (Computational Neuroscience). Cambridge, MA: MIT Press, Nov. 2006.
36. M. K. Werner and W. Gerstner, Spiking Neuron Models: Single Neurons. Cambridge, U.K.: Cambridge Univ. Press, May 2002.
37. W. Kistler, W. Gerstner, and J. L. van Hemmen, "Reduction of Hodgkin-Huxley equations to a single-variable threshold model," Neural Comput., vol. 9, no. 5, pp. 1015-1045, Jul. 1997. (Pubitemid 127462790)
38. D. Querlioz, O. Bichler, and C. Gamrat, "Simulation of a memristorbased spiking neural network immune to device variation," in Proc. Int. Joint Conf. Neural Netw., San Jose, CA, Aug. 2011.
39. B. Szatmary and E. M. Izhikevich, "Spike-timing theory of working memory," PLOS Comput. Biol., vol. 6, no. 8, Aug. 2010, Art. e1000879.
40. C. M. Bishop, Pattern Recognition and Machine Learning, 1st ed. New York: Springer, 2006.
41. MNIST database [Online]. Available: http://cs.nyu.edu/~roweis/data. html, last visited, Feb. 2012
42. Lecun, L. Bottou, Y. Bengio, and P. Haffner, "Gradient-based learning applied to document recognition," Proc. IEEE, vol. 86, pp. 2278-2324, Nov. 1998.