Java bytecode to hardware made easy with bluespec systemverilog

ACM International Conference Proceeding Series

Volumn , Issue , 2012, Pages 80-87

  Gruian, Flavius ^a   Arslan, Mehmet Ali ^a  

^a LUND UNIVERSITY   (Sweden)

Author keywords

Bluespec; Embedded systems; Java bytecode

Indexed keywords

BLUESPEC; BYTECODES; JAVA BYTE CODES; JAVA PROCESSORS; RECURSIONS; SYSTEMVERILOG;

EMBEDDED SYSTEMS; HARDWARE;

JAVA PROGRAMMING LANGUAGE;

EID: 84870284018     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2388936.2388951     Document Type: Conference Paper

References (33)

1. P. Andersson and K. Kuchcinski. Java to hardware compilation for non data flow applications. In Proceedings of the 8th Euromicro Conference on Digital System Design, DSD '05, pages 330-337, Washington, DC, USA, 2005. IEEE Computer Society.
2. Bluespec, Inc. http://www.bluespec.com.
3. J. M. P. Cardoso. Towards an automatic path from java bytecodes to hardware through high-level synthesis. InIn Proc. of the 5 th IEEE International Conference on Electronics, Circuits and Systems, pages 7-10, 1998.
4. J. M. P. Cardoso and H. C. Neto. Macro-based hardware compilation of java(tm) bytecodes into a dynamic reconfigurable computing system. In Proceedings of the Seventh Annual IEEE Symposium on Field- Programmable Custom Computing Machines, FCCM '99, pages 2-11, Washington, DC, USA, 1999.
5. N. Dave. Designing a processor in Bluespec. Master's thesis, MIT, Cambridge, MA, January 2005.
6. N. Dave, M. Pellauer, S. Gerding, and Arvind. 802.11a transmitter: A case study in microarchitectural exploration. In International Conference on Formal Methods and Models for Codesign (MEMOCODE'06), pages 59- 68, July 2006.
7. M. W. El-Kharashi, F. Gebali, K. F. Li, and F. Zhang. The JAFARDD processor: a java architecture based on a folding algorithm, with reservation stations, dynamic translation, and dual processing. IEEE Transactions on Consumer Electronics, 48(4):1004-1015, November 2002.
8. S. Gestegard-Robertz and R. Henriksson. Timetriggered garbage collection. In Proceedings of the ACM SIGPLAN Langauges, Compilers, and Tools for Embedded Systems, June 2003.
9. F. Gruian, P. Andersson, K. Kuchcinski, and M. Schoeberl. Automatic generation of application-specific systems based on a micro-programmed java core. In 20th Symposium on Applied Computing, Embedded Systems Track, 2005.
10. F. Gruian and Z. Salcic. Designing a concurrent hardware garbage collector for small embedded systems. In Asia-Pacific Computer Systems Architecture Conference, pages 281-294, 2005.
11. F. Gruian and M. Westmijze. BluEJAMM: A Bluespec embedded Java architecture with memory management. In SYNASC'07 Real-Time and Embedded Systems workshop, September 2007.
12. F. Gruian and M. Westmijze. BlueJEP: A flexible and high-performance Java embedded processor. In The 5th Int'l Workshop on Java Technologies for Real-time and Embedded Systems, JTRES'07, pages 222-229, September 26-29 2007.
13. F. Gruian and M. Westmijze. VHDL vs. Bluespec System Verilog: A case study on a Java embedded architecture. In The 23rd ACM Symposium of Applied Computing, Embedded Systems track, 2008.
14. F. Gruian and M. Westmijze. Investigating hardware micro-instruction folding in a java embedded processor. In Proceedings of the 8th International Workshop on Java Technologies for Real-Time and Embedded Systems, JTRES '10, pages 102-108, New York, NY, USA, 2010. ACM.
15. D. M. Hanna, M. DuChene, G. S. Tewolde, and J. Sattler. Java flowpaths: Efficiently generating circuits for embedded systems from java. In ESA, pages 23-30. CSREA Press, 2006.
16. D. M. Hanna and R. E. Haskell. Flowpaths: Compiling stack-based IR to hardware. Journal of Microprocessors and Microsystems, 2005.
17. D. M. Hanna, B. Jones, L. Lorenz, and M. Bowers. Generating hardware from java using self-propagating flowpaths. In Proceedings of The 2011 International Conference on Embedded Systems and Applications (ESA'11), pages 93-97, 2011.
18. R. Helaihel and K. Olukotun. Java as a specification language for hardware-software systems. In Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, ICCAD '97, pages 690-697, Washington, DC, USA, 1997. IEEE Computer Society.
19. J. C. Hoe and Arvind. Hardware synthesis from term rewriting systems. In VLSI '99: Proceedings of the IFIP TC10/WG10.5 Tenth International Conference on Very Large Scale Integration, pages 595-619, Deventer, The Netherlands, The Netherlands, 2000.
20. JopWiki. http://www.jopwiki.com/.
21. J. Kreuzinger, U. Brinkschulte, M. Pfeffer, S. Uhrig, and T. Ungerer. Real-time event-handling and scheduling on a multithreaded java microcontroller. Microprocessors and Microsystems, 27(1):19-31, February 2003.
22. H. Oi. Instruction folding in a hardware-translation based java virtual machine. In CF '06: Proceedings of the 3rd conference on Computing frontiers, pages 139- 146, New York, NY, USA, 2006. ACM.
23. Oracle. http://visualvm.java.net/.
24. M. Schoeberl. JOP: A Java Optimized Processor for Embedded Real-Time Systems. PhD thesis, Vienna University of Technology, January 2005.
25. M. Schoeberl. A Java processor architecture for embedded real-time systems. Journal of Systems Architecture, 54/1-2:265-286, 2008.
26. M. Schoeberl. JOP Reference Handbook. Number ISBN 978-1438239699. Martin Schoeberl, 2009.
27. W. Srisa-an, C.-T. D. Lo, and J. M. Chang. Active memory processor: A hardware garbage collector for real-time java embedded devices. IEEE Transactions on Mobile Computing, 2(2):89-101, April-June 2003.
28. Sun. PicoJava-II microarchitecture guide. Technical Report 960-1160-11, Sun Microsystems, 1999.
29. R. Thomson, V. Chouliaras, and D. Mulvaney. The hardware synthesis of a java subset. In Norchip Conference, 2006. 24th, pages 217 -220, nov. 2006.
30. J. L. Tripp, P. A. Jackson, and B. Hutchings. Sea cucumber: A synthesizing compiler for fpgas. In Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field- Programmable Logic and Applications, FPL '02, pages 875-885, London, UK, UK, 2002. Springer-Verlag.
31. J. Whitham, N. Audsley, and M. Schoeberl. Using hardware methods to improve time-predictable performance in real-time java systems. In Proceedings of the 7th International Workshop on Java Technologies for Real- Time and Embedded Systems, JTRES '09, pages 130- 139, New York, NY, USA, 2009. ACM.
32. M. J. Wirthlin, B. Hutchings, and C.Worth. Synthesizing RTL hardware from java byte codes. In G. J. Brebner and R.Woods, editors, FPL, volume 2147 of Lecture Notes in Computer Science, pages 123-132. Springer, 2001.
33. R. E. Wunderlich and J. C. Hoe. In-system FPGA prototyping of an Itanium microarchitecture. In International Conference on Computer Design, October 2004.