BlueJEP: A flexible and high-performance Java embedded processor

Proceedings of the 5th International Workshop on Java Technologies for Real-Time and Embedded Systems, JTRES 2007

Volumn , Issue , 2007, Pages 222-229

  Gruian, Flavius ^a   Westmijze, Mark ^b  

^a LUND UNIVERSITY   (Sweden)

^b UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

Bluespec; Embedded systems; Java processor

Indexed keywords

COMPUTER SIMULATION; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); JAVA PROGRAMMING LANGUAGE; OPTIMIZATION; SOFTWARE DESIGN;

BLUESPEC SYSTEM VERILOG (BSV); BYTECODE OPTIMIZATIONS; EMBEDDED PROCESSORS; JAVA PROCESSORS;

PROGRAM PROCESSORS;

EID: 38849124122     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1288940.1288973     Document Type: Conference Paper

References (21)

1. AJile Systems, http://www.ajile.com.
2. A. C. S. Beck and L. Carro. A VLIW low power Java processor for embedded applications. In SBCCI '04: Proceedings of the 17th symposium on Integrated circuits and system design, pages 157-162, New York, NY, USA, 2004. ACM Press.
3. Bluespec, Inc. http://www.bluespec.com, 2007.
4. N. Dave. Designing a processor in Bluespec. Master's thesis, MIT, Cambridge, MA, January 2005.
5. N. Dave, M. Pellauer, S. Gerding, and Arvind. 802.11a transmitter: A case study in microarchitectural exploration. In International Conference on Formal Methods and Models for Codesign (MEMOCODE'06), pages 59-68, July 2006.
6. Digital Communication Technologies. Lightfoot 32-bit Java, processor core, data sheet, September 2001.
7. M. W. El-Kharashi, F. Gebali, K. F. Li, and F. Zhang. The JAFARDD processor: a java architecture based on a folding algorithm, with reservation stations, dynamic translation, and dual processing. IEEE Transactions on Consumer Electronics, 48(4):1004-1015, November 2002.
8. S. Gestegard-Robertz and R. Henriksson. Time-triggered garbage collection. In Proceedings of the A CM SIGPLAN Langauges, Compilers, and Tools for Embedded Systems, June 2003.
9. F. Gruian and Z. Salcic. Designing a concurrent hardware garbage collector for small embedded systems. In Asia-Pacific Computer Systems Architecture Conference, pages 281-294, 2005.
10. F. Gruian and M. Westmijze. BIuEJAMM: A Bluespec embedded Java architecture with memory management. In SYNASC'07 Real-Time and Embedded Systems workshop, September 2007. to be presented.
11. J. C. Hoe and Arvind. Hardware synthesis from term rewriting systems. In VLSI '99: Proceedings of the IFIP TC10/WG10.5 Tenth International Conference on Very Large Scale Integration, pages 595-619, Deventer, The Netherlands, The Netherlands, 2000. Kluwer, B.V.
12. JopWiki. http://www.jopwiki.com/.
13. J. Kreuzinger, U. Brinkschulte, M. Pfeffer, S. Uhrig, and T. Ungerer. Real-time event-handling and scheduling on a multithreaded java microcontroller. Microprocessors and Microsystems, 27(1): 19-31, February 2003.
14. M. Schoeberl. Evaluation of a Java processor. In Tagungsband Austrochip 2005, pages 127-134, Vienna, Austria, October 2005.
15. M. Schoeberl. JOP: A Java Optimized Processor for Embedded Real-Time Systems. PhD thesis, Vienna University of Technology, January 2005.
16. Sun. PicoJava-II microarchitecture guide. Technical Report 960-1160-11, Sun Microsystems, 1999.
17. L.-R. Ton, L.-C. Chang, J.-J. Shann, and C.-P. Chung. A software/hardware cooperated stack operations folding model for java, processors. Journal of Systems and Software, 72(3):377-387, 2004.
18. Vulcan Machines Ltd. http://www.vulcanmachines.co.uk/, August 2007.
19. R. E. Wunderlich and J. C. Hoe. In-system FPGA prototyping of an Itanium microarchitecture. In International Conference on Computer Design, October 2004.
20. Xilinx. ChipScope Pro Software and Cores User Guide, v9.1.01 edition, January 2007.
21. Xilinx Inc. http://www.xilinx.com/, 2007.