Back to thin-core massively parallel processors

Computer

Volumn 44, Issue 12, 2011, Pages 49-54

  Marowka, A ^a  

^a BAR ILAN UNIVERSITY   (Israel)

Author keywords

Many core processors; Multicore processors; Processor architectures; Software engineering

Indexed keywords

MANY-CORE PROCESSORS; MASSIVELY PARALLEL PROCESSORS; MULTI-CORE PROCESSOR; PROCESSOR ARCHITECTURES;

SOFTWARE ENGINEERING;

COMPUTER ARCHITECTURE;

EID: 84866783535     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2011.133     Document Type: Review

References (18)

1. S. Borkar, "Thousand Core Chips-A Technology Perspective," Proc. 44th Design Automation Conf. (DAC 07), ACM, 2007, pp. 746-749. (Pubitemid 47130064)
2. B. Catanzaro et al., "Ubiquitous Parallel Computing from Berkeley, Illinois, and Stanford," IEEE Micro, vol. 30, no. 2, 2010, pp. 41-55.
3. S.H. Fuller and L.I. Millett, "Computing Performance: Game Over or Next Level?," Computer, Jan. 2011, pp. 31-38.
4. J. von Neumann, "First Draft of a Report on EDVAC," Moore School of Electrical Eng., Univ. of Pennsylvania, 1945.
5. D.W. Hillis, The Connection Machine, MIT Press, 1985.
6. D.W. Hillis, "Richard Feynman and the Connection Machine," Physics Today, vol. 42, no. 2, 1989, p. 78.
7. R. Kumar, V. Zyuban, and D.M. Tullsen, "Interconnections in Multicore Architectures: Understanding Mechanisms, Overheads, and Scaling," Proc. 32nd Ann. Int'l Symp. Computer Architecture (ISCA 05), ACM, 2005, pp. 408-419. (Pubitemid 41543458)
8. G. Hendry et al., "Analysis of Photonic Networks for a Chip Multiprocessor Using Scientific Applications," Proc. 2009 3rd ACM/IEEE Int'l Symp. Networks-on-Chip (NOCs 09), IEEE CS, 2009, pp. 104-113.
9. B. Steigerwald and A. Agrawal, "Developing Green Software," white paper, Intel, 2010; http://software.intel.com/en-us/articles/developing- green-software.
10. "Energy Smart Software," white paper, Microsoft, 2010; http://msdn.microsoft.com/en-us/windows/hardware/gg463226.aspx.
11. D. John et al., "GPU Computing," Proc. IEEE, vol. 96, no. 5, 2008, pp. 879-899.
12. J. Tolke and M. Krafczyk, "TeraFLOP Computing on a Desktop PC with GPUs for 3D CFD," Int'l J. Computational Fluid Dynamics, vol. 22, no. 7, 2008, pp. 443-456.
13. V.W. Lee et al., "Debunking the 100X GPU vs. CPU Myth: An Evaluation of Throughput Computing on CPU and GPU," Proc. 37th Ann. Int'l Symp. Computer Architecture (ISCA 10), ACM, 2010, pp. 451-460.
14. K. Berkel, "Multi-core for Mobile Phones," Proc. Design, Automation, and Test in Europe (DATE 09), IEEE CS, 2009, pp. 1260-1265.
15. D.H. Woo and H.S. Lee, "Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era," Computer, Dec. 2008, pp. 24-31.
16. R.K. Krishnamurthy and H. Kaul, "Ultra-Low Voltage Technologies for Energy-Efficient Special-Purpose Hardware Accelerators," Intel Technology J., vol. 13, no. 4, 2009, pp. 100-117.
17. B. Saha et al., "A Programming Model for Heterogeneous Intel X86 Platforms," Intel Technology J., vol. 13, no. 4, 2009, pp. 42-61.
18. A. Marowka, "Pitfalls and Issues of Many-Core Programming," Advances in Computers, vol. 79, M.J. Zelkowitz, ed., Elsevier, 2010, pp. 71-117.