Recent progress and challenges for relay logic switch technology

Digest of Technical Papers - Symposium on VLSI Technology

Volumn , Issue , 2012, Pages 43-44

  Liu, Tsu Jae King ^a   Hutin, Louis ^a   Chen, I Ru ^a   Nathanael, Rhesa ^a   Chen, Yenhao ^a   Spencer, Matthew ^a   Alon, Elad ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; DIGITAL LOGIC APPLICATIONS; MECHANICAL SWITCH; OFF-STATE LEAKAGE; RECENT PROGRESS; RELAY LOGIC; ULTRA-LOW POWER;

CMOS INTEGRATED CIRCUITS; ENERGY EFFICIENCY;

TECHNOLOGY;

EID: 84866561099     PISSN: 07431562     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSIT.2012.6242452     Document Type: Conference Paper

References (12)

1. International Technology Roadmap for Semiconductors (http://public.itrs. net)
2. B. Nikolić, IEEE T-ED Vol.55, pp.71-83, 2008.
3. B. Calhoun et al., IEEE JSSC Vol.40, pp.1778-1786, 2005.
4. F. Chen et al., IEEE/ACM ICCAD, pp. 750-757, 2008.
5. P. Osterberg and S.D. Senturia, IEEE/ASME JMEMS Vol. 6, pp. 107-117, 1997.
6. S.D. Senturia, Microsystem Design, New York: Springer, 2001, p. 201.
7. st ECS Meeting, Symp. E5, 2012.
8. J. Jeon et al., IEEE EDL Vol.33, pp.281-283, 2012.
9. R. Nathanael et al., 2012 VLSI-TSA.
10. H. Kam et al., IEEE IEDM, pp. 809-811, 2009.
11. Y. Chen et al., to appear in IEEE/ASME JMEMS Vol. 21.
12. H. Kam et al., IEEE T-ED Vol.58, pp.236-250, 2011.