3D memory stacking for fast checkpointing/restore applications

IEEE 3D System Integration Conference 2010, 3DIC 2010

Volumn , Issue , 2010, Pages

  Xie, Jing ^a   Dong, Xiangyu ^a   Xie, Yuan ^a  

^a The Pennsylvania State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

3D MEMORY; 3D STACKING; CHECK POINTING; CHECKPOINTING SCHEMES; FAILURE RATE; HARD DISK DRIVES; HIGH BANDWIDTH; LARGE SYSTEM; LOW POWER; LOW-BANDWIDTH; MEMORY LAYERS; PARALLEL PROCESSING; PETA-SCALE COMPUTING; PROTOTYPING; STACKING METHOD; SYSTEM LEVELS; SYSTEM STATE; WORD LENGTH;

BANDWIDTH; DATA TRANSFER; FAULT TOLERANCE; HARD DISK STORAGE; PARALLEL PROCESSING SYSTEMS; THREE DIMENSIONAL;

STATIC RANDOM ACCESS STORAGE;

EID: 79955975213     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/3DIC.2010.5751466     Document Type: Conference Paper

References (10)

1. X. Dong, N. Muralimanohar, N. Jouppi, R. Kaufmann, and Y. Xie, "Leveraging 3D PCRAM technologies to reduce checkpoint overhead for future exascale systems," in Proceedings of the Conference for High Performance Computing, Networking, Storage and Analysis, 2009, pp. 1-12.
2. B. Schroeder and G. A. Gibson, "A large-scale study of failures in high-performance computing systems," in Proceedings of the International Conference on Dependable Systems and Networks, 2006, pp. 249-258.
3. E. N. Elnozahy and J. S. Plank., "Checkpointing for petascale systems: A look into the future of practical rollbackrecovery," vol. 1, no. 2, pp. 97-108, 2004.
4. P. Hazucha, T. Karnik, J. Maiz, S. Walstra, B. Bloechel et al., "Neutron soft error rate measurements in a 90-nm CMOS process and scaling trends in SRAM from 0.25-μm to 90-nm generation," in Proceedings of the International Electron Devices Meeting, 2003, pp. 21.5.1-21.5.4.
5. G. V. der Plas, P. Limaye, A. Mercha, H. Oprins et al., "Design issues and considerations for low-cost 3D TSV IC technology," in Proceedings of the International Solid-State Circuits Conference, 2010, pp. 148-149.
6. Seagate, "Hard disk drive," April 2010.
7. Los Alamos National Laboratory. [Online]. Available: http://institutes. lanl.gov/data/fdata/
8. D. Kau, S. Tang, I. Karpov, R. Dodge et al., "A stackable cross point phase change memory," in Proceedings of the International Electron Devices Meeting, 2009, pp. 1-4.
9. Tezzaron Semiconductor. [Online]. Available: http://www.tezzaron.com/
10. G. H. Loh, "3D-stacked memory architectures for multi-core processors," in Proceedings of the International Symposium on Computer Architecture, 2008, pp. 453-464.