Shortening design time through multiplatform simulations with a portable OpenCL golden-model: The LDPC decoder case

Proceedings of the 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, FCCM 2012

Volumn , Issue , 2012, Pages 224-231

  Falcao, G ^a   Owaida, M ^b   Novo, D ^c   Purnaprajna, M ^c   Bellas, N ^b   Antonopoulos, C D ^b   Karakonstantis, G ^c   Burg, A ^c   Ienne, P ^c  

^a UNIVERSITY OF COIMBRA   (Portugal)

^b UNIVERSITY OF THESSALY   (Greece)

^c EPFL   (Switzerland)

Author keywords

design space exploration; FPGAs; GPUs; LDPC decoding; parallel computing; simulation tools

Indexed keywords

ACCELERATION FACTORS; BIT-WIDTH; CIRCUIT SYNTHESIS; COMPLEX ALGORITHMS; DATA REPRESENTATIONS; DESIGN PARAMETERS; DESIGN SPACE EXPLORATION; DESIGN SPACES; DESIGN TIME; GPUS; GRAPHICS PROCESSING UNITS; HARDWARE DESIGNERS; HIGH-PERFORMANCE COMPUTING; LDPC DECODER; LOW DENSITY PARITY CHECK; MULTI CORE; MULTI-PLATFORM; NEW DESIGN; PROGRAMMING MODELS;

COMMUNICATION SYSTEMS; COMPUTER GRAPHICS; COMPUTER PROGRAMMING; COMPUTER SOFTWARE SELECTION AND EVALUATION; COMPUTERS; DECODING; DESIGN; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE CODING; PARALLEL ARCHITECTURES; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS;

COMPUTER SIMULATION;

EID: 84864914132     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2012.46     Document Type: Conference Paper

References (17)

1. G. Falcao, J. Andrade, V. Silva, and L. Sousa, "GPU-based DVB-S2 LDPC decoder with high throughput and fast error floor detection," Electronics Letters, vol. 47, no. 9, pp. 542-543, April 2011.
2. B. Smith, A. Farhood, A. Hunt, F. Kschischang, and J. Lodge, "Staircase Codes: FEC for 100 Gb/s OTN," IEEE/OSA Light-wave Technology, vol. PP, no. 99, p. 1, 2011.
3. M. Rupp, A. Burg, and E. Beck, "Rapid prototyping for wireless designs: the five-ones approach," Signal Processing, vol. 83, no. 7, pp. 1427-1444, 2003.
4. R. G. Gallager, "Low-Density Parity-Check Codes," IRE Transactions on Information Theory, vol. 8, no. 1, pp. 21-28, 1962.
5. K. Group, "OpenCL - The open standard for parallel programming of heterogeneous systems," http://www.khronos.org/opencl/, 2010.
6. M. Owaida, N. Bellas, K. Daloukas, and C. D. Antonopoulos, "Synthesis of Platform Architectures from OpenCL Programs," in IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), May 2011.
7. S. B. Wicker and S. Kim, Fundamentals of Codes, Graphs, and Iterative Decoding. Kluwer Academic Publishers, 2003.
8. C. Lattner and V. Adve, "LLVM: A Compilation Framework for Lifelong Program Analysis Transformation." in International Symposium on Code Generation and Optimization (CGO), March 2004, pp. 75-86.
9. M. Stephenson, J. Babb, and A. Amarasinghe, "Bitwidth Analysis with Application to Silicon Compilation," in ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), June 2000.
10. J. Llosa, A. Gonzalez, E. Ayguade, and M. Valero, "Swing Modulo Scheduling: A Lifetime-Sensitive Approach," in Conference on Parallel Architectures and Compilation Techniques (PACT), June 1996, pp. 80-90.
11. Advanced Micro Device, "Heterogeneous Computing: OpenCL and the ATI Radeon HD 5870 (Evergreen) Architecture," available from http://developer.amd.com.
12. V. Kathail, S. Aditya, R. Schreiber, B. R. Rau, D. Cronquist, and M. Sivaraman, "PICO: Automatically Designing Custom Computers," IEEE Computer Magazine, vol. 35, no. 9, pp. 39-47, 2002.
13. A. Canis, J. Choi, M. Aldham, V. Zhang, A. Kammoona, J. H. Anderson, S. Brown, and T. Czajkowski, "Legup: high-level synthesis for fpga-based processor/accelerator systems," in Proceedings of the 19th ACM/SIGDA International Symposium on Field programmable gate arrays, 2011, pp. 33-36.
14. M. Lin, I. Lebedev, and J. Wawrzynek, "OpenRCL: Low-Power High Performance Computing with Reconfigurable Devices," in Proceedings of the 2010 International Conference on Field Programmable Logic (FPL), Sptember 2010, pp. 458-463.
15. Z. Zhang and et al., High-Level Synthesis: From Algorithm to Digital Circuit. Springer Nettherlands, 2008, ch. AutoPilot: A Platform-Based ESL Synthesis System.
16. A. Papakonstantinou, K. Gururaj, J. A. Stratton, D. Chen, J. Cong, and W.-m. Hwu, "Fcuda: Enabling efficient compilation of cuda kernels onto fpgas," in Proceedings of the 7th IEEE Symposium on Application Specific Processors, 2009, pp. 35-42.
17. A. Gill, T. Bull, D. DePardo, A. Farmer, E. Komp, and E. Perrins, "Using Functional Programming to Generate an LDPC Forward Error Corrector," in Proceedings of the IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, 2011, pp. 133-140.