Rapid prototyping for wireless designs: The five-ones approach

Signal Processing

Volumn 83, Issue 7, 2003, Pages 1427-1444

  Rupp, Markus ^a   Burg, Andreas ^b   Beck, Eric ^c  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

^b ETH ZURICH   (Switzerland)

^c LUCENT TECHNOLOGIES   (United States)

Author keywords

Code refinement; Electronic design automation; Five ones approach; Rapid prototyping; Wireless MIMO systems for UMTS

Indexed keywords

CONSTRAINT THEORY; RAPID PROTOTYPING; WIRELESS TELECOMMUNICATION SYSTEMS;

WIRELESS DESIGNS;

SIGNAL PROCESSING;

EID: 0038813733     PISSN: 01651684     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0165-1684(03)00090-2     Document Type: Article

References (48)

1. A. Adjoudani, E. Beck, A. Burg, G.M. Djuknic, T. Gvoth, D. Haessig, S. Manji, M. Milbrodt, M. Rupp, D. Samardzija, A. Siegel, T. Sizer II, C. Tran, S. Walker, S.A. Wilkus, P. Wolniansky, Prototype experience for MIMO BLAST over third generation wireless system, Special Issue JSAC on MIMO Systems, 21 (April 2003) 440-451.
2. A|RT Builder, A|RT Designer, and A|RT Library are trademarks of ADELANTE TECHNOLOGIES, http://www.adelantetech.com.
3. Baines R. The DSP bottleneck. IEEE Comm. Mag. 33(5):1995;46-54.
4. R. Baines, D. Pulley, A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers, IEEE Comm. Mag. 41 (1) (January 2003) 105-113.
5. Y. Baltaci, I. Kaya, A. Nix, Implementation of a HiperLAN/1 compatible CMF-DFE equaliser, Proceedings of VTC, 2000, p. 1884.
6. T. Blickle, J. Teich, L. Thiele, System-level synthesis using evolutionary algorithms, Design Automat. Embedded Systems (1) (1998) 1-40.
7. U. Bortfeld, C. Mielenz, White paper C++ system simulation interfaces, Infineon, July 16, 2000.
8. R.W. Brodersen, W.R. Davis, D. Yee, N. Zhang, Wireless systems-on-a-chip design, in: Proceedings of the International Symposium on VLSI Technology, Systems, and Applications, Hsinchu, Taiwan, April 2001, pp. 45-48.
9. A. Burg, M. Guillaud, M. Rupp, E. Beck, D. Perels, N. Felber, W. Fichtner, FPGA implementation of a MIMO receiver front-end for UMTS, Proceedings of the Zürich Seminar, February 2002, pp. 8_1-8_6.
10. A. Burg, B. Haller, M. Guillaud, M. Rupp, E. Beck, L. Mailaender, A rapid prototyping methodology for algorithm development in wireless communications, in: Proceedings of Design, Automation and Test in Europe DATE'01, Munich, 13-16 March, 2001.
11. Design Compiler and COSSAP/CoCentric System Studio are trademarks of SYNOPSYS INC., http://www.synopsys.com.
12. G.J. Foschini, M.J. Gans, On limits of wireless communications in a fading environment when using multiple antenna, Wireless Personal Comm. (6) (1998) 315-335.
13. J. Gleick, A bug and a crash, http://www.around.com/ariane.html.
14. Golden G.D., Foschini G.J., Valenzuela R.A., Wolniansky P.W. Detection algorithm and initial laboratory results using V-BLAST space-time communication architecture. Electron. Lett. 35(1):January 1999;11-14.
15. M. Guillaud, A. Burg, L. Mailaender, B. Haller, M. Rupp, E. Beck, From basic concept to real-time implementation: prototyping WCDMA downlink receiver algorithms - a case study, Proceedings of 34rd Asilomar Conference, Monterey, CA, October 2000, pp. 84-88.
16. M. Guillaud, S. Das, A. Burg, M. Rupp, E. Beck, Rapid prototyping design of a 4 × 4 BLAST-over-UMTS receiver, Proceedings of the 35th Asilomar Conference, Monterey, CA, November 2001, pp. 1256-1260.
17. A. Hoffmann, T. Kogel, H. Meyr, A framework for fast hardware-software co-simulation, in: Proceedings of Design, Automation and Test in Europe DATE'01, Munich, 13-16 March, 2001, pp. 760-764.
18. http://www.rational.com/products/clearcase/index.jsp.
19. http://www.upv.es/cost259/right.htm.
20. http://download.cyclic.com/pub/.
21. http://www.proxim.com.
22. http://www.systemc.org.
23. Jakes W.C. Microwave Mobile Communication. 1974;IEEE Press, New York.
24. Janka R.S. Specification and Design Methodology. 2002;Kluwer Academic Publishers, Dordrecht.
25. B. Jones, S. Rajagopal, J. Cavallaro, Real-time DSP multiprocessor implementation for future wireless base-station receivers, TI DSPS Fest, Wireless Applications, TX, August 3, 2000.
26. A. Klauser, Trends in high-performance microprocessor design, Telematik (1) (2001) 12-21.
27. W. Mueller, J. Ruf, D. Hoffmann, J. Gerlach, T. Kropf, W. Rosenstiehl, The simulation semantics of systemC, in: Proceedings of Design Automation and Test in Europe, DATE'2001, Munich, 13-16 March, 2001, pp. 64-70.
28. N2C is a trademark of CoWare, http://www.coware.com.
29. J. Nikolic-Popovic, Application of Texas Instruments' TMS320C6400 in 3G wireless infrastructure transceivers, Proceedings of the Ninth Signal Processing Workshop, Hunt, TX, October 2000.
30. O. Ogawa, K. Takagi, Y. Itoh, S. Kimura, K. Watanabe, Hardware synthesis from C programs with estimation of bit length of variables, IEICE Trans. Fund. E82-A (11) (November 1999) 2338-2347.
31. V.N. Patel, C.K. Wiese, F.M. Hiemstra, S.C. Himes, Rapid development and commercialization of products-A business imperative in the global telecommunication landscape, Bell Labs Technical J. 5 (4) (October-December 2000) 157-171.
32. M. Rupp, A 64-point FFT design example using A|RT -designer, Proceedings of the 34rd Asilomar Conference, Monterey, CA, October 2000, pp. 389-393.
33. M. Rupp, On the impact of uncertainties in iterative MIMO decoding, Proceedings of the 36th Asilomar Conference, Monterey, CA, November 2002.
34. M. Rupp, E. Beck, R. Krishnamoorthy, Rapid prototyping for a high data rate wireless local loop, Proceedings of the 33rd Asilomar Conference, Monterey, CA, October 1999, pp. 993-997.
35. M. Rupp, M. Guillaud, S. Das, On MIMO decoding algorithms for UMTS, Proceedings of the 35th Asilomar Conference, Monterey, CA, November 2001, pp. 975-979.
36. Seskar I., Mandayam N.B. A software radio architecture for linear multiuser detection. IEEE J. Selected Areas Comm. 17(5):May 1999;814-823.
37. SIMULINK is a trademark of MATHWORKS, http://www.mathworks.com -1888, 2000.
38. SPW is a trademark of CADENCE CORPORATION, http://www.cadence.com.
39. S. Srikanteswara, J.H. Reed, P. Athanas, R. Boyle, A soft radio architecture for reconfigurable platforms, IEEE Comm. Mag. 38 (2) (February 2000) 140-147.
40. Y. Sun, A.R. Nix, D.R. Bull, D. Milford, H. de Beauchesne, R. Sperling, Ph. Rouzet, Design of a novel delayed feedback equaliser for HiperLAN/1 FPGA implementation, VTC 1999, pp. 300-304.
41. Sundance is a trademark of SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD. & SUNDANCE DSP INC., http://www.sundance.com.
42. V. Sundaramurthy, J.R. Cavallaro, A software simulation testbed for third generation CDMA wireless systems, in: Proceedings of the Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, October 1999, pp. 1680-1684.
43. TI TMS320C6000 DSP Platform http://www.ti.com/sc/docs/products/dsp/c6000/index.htm.
44. UMTS-Standard: TS 125.211, TS 125.213, ETSI, http://www.3gpp.org.
45. Virtex and ChipScope are trademarks of XILINX INC, http://www.xilinx.com.
46. VISUAL ELITE is a trademark of INNOVENDA, http://www.innoveda.com/products/datasheets_HTML/visualelite.asp.
47. J.S. Wang, P.L. Lin, W.H. Sheen, D. Sheng, Y.M. Huang, A compact adaptive equalizer IC for Hiperlan system, ISCAS 2000, Switzerland, May 2000, pp. II265-268.
48. P.W. Wolniansky, G.J. Foschini, G.D. Golden, R.A. Valenzuela, V-BLAST: an architecture for achieving very high data rates over rich-scattering wireless channels, in: Proceedings of the ISSSE-98, Pisa, Italy, 1998, pp. 295-300.