A comparison of two verification methods for speculative instruction execution

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1785 LNCS, Issue , 2000, Pages 487-502

  Arons, Tamarah ^a   Pnueli, Amir ^a  

^a WEIZMANN INSTITUTE OF SCIENCE   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SCIENCE; COMPUTERS;

OUT-OF-ORDER EXECUTION; SEQUENTIAL SYSTEMS; VERIFICATION METHOD;

ARTIFICIAL INTELLIGENCE;

EID: 84863896131     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-46419-0_33     Document Type: Conference Paper

References (13)

1. M. Abadi and L. Lamport. The existence of refinement mappings. Theoretical Computer Science 82(2):253-284, May 1991.
2. T. Arons and A. Pnueli. Verifying Tomasulo's algorithm by refinement. Proceedings of the 12'th VLSI design conference, 1999.
3. S. Berezin, A. Biere, E. Clarke and Y. Zhu. Combining symbolic model checking with uninterpretedfunctions for out-or-order processor verification. FMCAD'98:369-386, Palo Alto, 1998. (Pubitemid 128161791)
4. W. Damm and A. Pnueli. Verifying out-of-order executions. CHARME'97:23-47, Montreal, 1997. Chapmann & Hall.
5. Gwennap L. Intel's p6 uses decoupled superscalar design. Microprocessor Report, 9(2):9-15, 1995.
6. J.L. Hennessy and D.A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers Inc., 1996.
7. R. Hosabett, G. Gopalakrishnan and M. Srivas. A proof of correctness of a processor implementing Tomasulo's algorithm without a reorder buffer. CHARME' 99.
8. K.L. McMillan. Verification of an implementation of Tomasulo's algorithm by compositional model checking. CAV'98:110-121, 1998. (Pubitemid 128092332)
9. S. Owre, J.M. Rushby, N. Shankar, and M.K. Srivas. A tutorial on using PVS for hardware verification. Proceedings of the Second Conference on Theorem Provers in Circuit Design:167-188. FZI Publication, Universität Karlsruhe, 1994.
10. A. Pnueli, T. Arons. Verification of Data-Insensitive Circuits: An In-Order-Retirement Case Study. FMCAD'98:351-368, Palo Alto, 1998. (Pubitemid 128161790)
11. J. Sawada and W.A. Hunt Jr.. Processor verification with precise exceptions and speculative execution flushing. CAV'98:135-146, Vancouver, 1998. (Pubitemid 128092334)
12. J.U. Skakkebaek, R.B. Jones, and D.L. Dill. Formal verification of out-of-order execution using incremental flushing. CAV'98:pp 98-110, Vancouver, 1998.
13. R.M. Tomasulo. An efficient algorithm for exploiting multiple arithmetic units. IBM J. of Research and Development, 11(1):25-33, 1967.