Spin-transfer torque MRAMs for low power memories: Perspective and prospective

IEEE Sensors Journal

Volumn 12, Issue 4, 2012, Pages 756-766

  Augustine, Charles ^a   Mojumder, Niladri Narayan ^a   Fong, Xuanyao ^a   Choday, Sri Harsha ^a   Park, Sang Phill ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

Low power; memory; MTJ; parametric process variations; scaling; spin transfer torque

Indexed keywords

LOW POWER; MEMORY; MTJ; PARAMETRIC PROCESS; SCALING; SPIN TRANSFER TORQUE;

DESIGN; MAGNETIC STORAGE;

MRAM DEVICES;

EID: 84863141624     PISSN: 1530437X     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSEN.2011.2124453     Document Type: Review

References (29)

1. L. Chang et al., "Stable SRAM cell design for the 32 nm node and beyond," in Proc. VLSI Technology Symp. Dig. Tech. Papers, Jun. 14-16, 2005, pp. 128-129. (Pubitemid 43897595)
2. A. Bette et al., "Ahigh-speed 128 KbitMRAMcore for future universal memory applications," in Proc. VLSI Circuits Symp. Dig. Tech. Papers, Jun. 12-14, 2003, pp. 217-220.
3. J. C. Slonczewski, "Current-driven excitation of magnetic multilayers," J. Magn. Mater, vol. 159, pp. L1-L7, 1996. (Pubitemid 126356952)
4. L. Berger, "Emission of spin waves by a magnetic multilayer traversed by a current," Phys. Rev. B, vol. 54, pp. 9353-9358, 1996.
5. Y. Huai, F. Albert, P. Nguyen, M. Pakala, and T. Valet, "Observation of spin-transfer switching in deep submicron-sized and low-resistance magnetic tunnel junctions," Appl. Phys. Lett., vol. 84, no. 16, pp. 3118-3120, Apr. 2004.
6. P. Krzysteczko, X. Kou, K. Rott, A. Thomas, G. Reiss, and J. Magn, "Current induced resistance change of magnetic tunnel junctions with ultra-thin MgO tunnel barriers," Mag. Matl., vol. 321, no. 3, pp. 144-147, Feb. 2009.
7. Y. Huai et al., "Spin-transfer switching in MgO magnetic tunnel junction nanostructure," J. Magn. Mater, vol. 303, no. 1, pp. 88-92, Sep. 2006. (Pubitemid 43783086)
8. Y. Huai, "Spin-transfer torque MRAM (STT-MRAM): challenges and prospects," AAPS Bulletin, vol. 18, no. 6, pp. 33-40, Dec. 2008.
9. C. Augustine et al., "A Design methodology and device/circuit/ architecture compatible simulation framework for low-power magnetic quantum cellular automata systems," in Proc. ASPDAC, 2009, pp. 847-852.
10. L. Sun et al., "Tuning the properties of magnetic nanowires," IBM J. Res. Develop., vol. 49, no. 79, 2005.
11. S. Salahuddin and S. Datta, "Interacting systems for self-correcting low power switching," Appl. Phys. Lett.: Dev. Phys., vol. 90, no. 9, pp. 093503-1-3, Feb. 2007.
12. Z. Diao et al., "Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory," J. Phys. Condens. Matt., vol. 19, p. 165209, 2007.
13. A. Raychowdhury, D. Somasekhar, T. Karnik, and V. De, "Design space and scalability exploration of 1T-1STT MTJ Memory arrays in the presence of variability and disturbances," Proc. IEDM'09, pp. 1-4, 2009.
14. R. H.Koch, J. A. Katine, and J. Z. Sun, "Time-resolved reversal of spintransfer switching in a nanomagnet," Phys. Rev. Lett.92, p. 088302, 2004.
15. C. J. Lin et al., "45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell," Proc. IEDM '09, pp. 279-282, Dec. 2009.
16. T. Kawahara et al., "2 Mb SPRAM (SPin-transfer torque RAM) with bit-by-bit bi-directional current write and parallelizing-direction current read," Proc. ISSCC '07, pp. 480-482, Feb. 2007.
17. J. Li et al., "Design paradigm for robust spin-torque transfer magnetic RAM (STT-MRAM) from circuit/architecture perspective," in Proc. TVLSI, 2008, pp. 1710-1723.
18. X.Wang, W. Zhu, and D. Dimitrov, "Quantum transport and stochastic magnetization dynamics simulation on intrinsic spin torque switching asymmetry," Phys. Rev. B, vol. 79, p. 104408, 2008.
19. D. Apalkov et al., "Temperature dependence of spin transfer switching in nanosecond regime," IEEE Trans. Magn., vol. 42, no. 10, pp. 2685-2687, Oct. 2006.
20. X. Yao et al., "Improved current switching symmetry of magnetic tunneling junction and giant magnetoresistance devices with nano-current-channel structure," J. Appl. Phys., vol. 103, p. 07A717, 2008.
21. P. Ndai, A. Goel, and K. Roy, "A scalable circuit-architecture co-design to improve memory yield for high-performance processors," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 8, pp. 1209-1219, Aug. 2010.
22. S. Salahuddin and S. Datta, "Spin transfer torque as a non-conservative pseudo-field," [Online]. Available: http://arxiv.org/abs/ 0811.3472
23. K. J. Lee, O. Redon, and B. Dieny, "Analytical investigation of spin-transfer dynamics using a perpendicular-to-plane polarizer," Appl. Phys. Lett., vol. 86, p. 022505, 2005.
24. D. Datta et al., "Quantitative model for TMR and spin-transfer torque in MTJ Devices," in Proc. IEDM, pp. 22.8.1-22.8.4.
25. S. Yuasa et al., "Giant room-temperature magnetoresistance in singlecrystal Fe/MgO/Fe magnetic tunnel junctions," Nature Mat., vol. 3, pp. 868-871, Dec. 2004.
26. N. N. Mojumder et al., "Effect of quantum confinement on spin transport and magnetization dynamics in dual barrier spin transfer torque magnetic tunnel junctions," J. Appl. Phys, Nov. 2010, accepted for publication.
27. N. N. Mojumder et al., "Spin torques estimation & magnetization dynamics in dual barrier resonant tunneling penta-layer MTJ," in Proc. 68th Device Res. Conf. (DRC), Jun. 21-23, 2010.
28. [Online]. Available: http://www.itrs.net/Links/2009ITRS/2009Chapters- 2009Tables
29. S. Salahuddin et al., "Numerical analysis of typical STT-MTJ stacks for 1T-1R memory array," Proc. IEDM Tech. Dig., pp. 22.7.1-22.7.4, Dec. 2007.