A design methodology and device/circuit/architecture compatible simulation framework for low-power magnetic quantum cellular automata systems

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2009, Pages 847-852

  Augustine, Charles ^a   Behin Aein, Behtash ^a   Fong, Xuanyao ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALTERNATIVE TECHNOLOGIES; CMOS DEVICE SCALING; DESIGN METHODOLOGIES; DIGITAL ELECTRONICS; ENERGY CONSUMPTION; LOW-POWER; NEW TECHNOLOGIES; PARAMETER VARIATIONS; QUANTUM CELLULAR AUTOMATON; SIMULATION FRAMEWORKS; SIMULATION RESULTS; SWITCHING ENERGIES; THERMAL LIMITS;

CELLULAR AUTOMATA; COMPUTER AIDED DESIGN; COSINE TRANSFORMS; DIGITAL INTEGRATED CIRCUITS; DISCRETE COSINE TRANSFORMS; PATTERN RECOGNITION SYSTEMS; TRANSLATION (LANGUAGES);

MAGNETIC LOGIC DEVICES;

EID: 64549098117     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2009.4796586     Document Type: Conference Paper

References (18)

1. A. Imre et al, "Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata", Science, Vol.311pp.205-208 Jan. 13, 2006
2. A. Ronald, "Ferrite-Core Memories", October 1970, Ziff-Davis Publishing Co.
3. Cowburn, R., and Welland, M.: 'Room temperature magnetic quantum cellular automata', Science, 2000, 287, pp. 1466-1468
4. C. S. Lent, P. D. Tougaw, W. Porod, G. H. Bernstein, Nanotechnology 4, 49 (1993).
5. Csaba, G., Imre, A., Bernstein, G.H., Porod, W., and Metloshki, V, 'Nanocomputing by field-coupled nanomagnets', IEEE Trans.Nanotechnol., 2002, 1, pp. 209-213
6. G. Csaba, W. Porod, A. I. Csurgay, Int. J. Circ. Theory Appl. 31, 67 (2003).
7. ITRS,2007:http://www.itrs.net
8. M. Niemier et al, "Clocking structures and power analysis for nanomagnet-based logic devices", ISLPED, pp.26-31, Aug. 2007
9. PTM 45nm: Predictive technology model
10. H. T. Kung and C. E. Leiserson, "Systolic Arrays", In I. S. Duff and G. W. Stewart (Eds.) Sparse Matrix Proceeding, SIAM, 1978, pp.256-282
11. M. Alam et al, "On-chip clocking scheme for nanomagnet QCA", IEEE Device Research Conference, pp.133-134, Jun. 2007
12. J. Li, C. Augustine, S. Salahuddin, K. Roy, "Modeling of failure probability and statistical design of Spin-Torque Transfer Magnetic Random Access Memory (STT MRAM) array for yield enhancement", DAC, 2008
13. B. Behin-Aein, S. Salahuddin, S. Datta, http://arxiv.org/PS-cache/arixv/ pdf/0804/0804.1389v1.pdf
14. L. W. Chang and M. C. Wu, "A Unified Systolic Array for Discrete Cosine and Sine Transforms", IEEE Trans. Signal Processing, vol. 39, no. 1, pp192-194, Jan. 1991
15. A. Ozasa et al, "Electromagnetic Induction Phenomena of Nano-coil Fabricated by FIB-CVD", Microprocessors and Nano-technology Conference, 2005 International, pp.222-223, Oct. 2008
16. H. Soeleman, K. Roy, and B. C. Paul, "Robust Sub-threshold Logic for Ultra-Low Power Operation," in IEEE Trans. On VLSI Systems, Vol. 9, No. 1, pp. 90-99, 2001
17. L. Landau and E. Lifshitz,"On the Theory of the dispersion of magnetic permeability in ferromagnetic bodies", Phys. Z. Sowjetunion, Vol. 8, pp.153-169, 1935
18. T. L. Gilbert, "A Phenomenological Theory of Damping in Ferromagnetic Materials", IEEE Trans. Magn., Vol. 40, pp. 3443-3449, Nov. 2004