BER-optimal analog-to-digital converters for communication links

IEEE Transactions on Signal Processing

Volumn 60, Issue 7, 2012, Pages 3683-3691

  Narasimha, Rajan ^a   Lu, Minwei ^a   Shanbhag, Naresh R ^a   Singer, Andrew C ^a  

^a United States of America   (United States)

Author keywords

Analog to digital conversion; bit error rate; high speed link; low power; optimization; reference levels; wire line communication

Indexed keywords

ANALOG TO DIGITAL CONVERTERS; HIGH DATA RATE COMMUNICATIONS; HIGH-SPEED LINKS; LOW POWER; QUANTIZATION LEVELS; REFERENCE-LEVELS; SHAPING GAIN; WAVE FORMS;

COMMUNICATION; INTERSYMBOL INTERFERENCE;

OPTIMIZATION;

EID: 84862603503     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSP.2012.2193394     Document Type: Article

References (23)

1. H.-M. Bae, J. Ashbrook, J. Park, N. Shanbhag, A. Singer, and S. Chopra, MLSE receiver for electronic dispersion compensation of OC-192 fiber links, IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2541-2554, Nov. 2006.
2. F. Behnamfar, F. Alajaji, and T. Linder, Channel-optimized quantization with soft-decision demodulation for space-Time orthogonal blockcoded channels, IEEE Trans. Signal Process., vol. 54, no. 10, pp. 3935-3946, Oct. 2006.
3. J. Cao et al., A 500 mW ADC-based CMOS AFE with digital calibration for 10 Gb/s serial links over KR-backplane and multimode fiber, in Proc. IEEE Symp. VLSI Circuits, Kyoto, Japan, 2009, pp. 268-269.
4. E.-H. Chen et al., Adaptation of CDR and full scale range of ADCbased SerDes receiver, in Proc. Symp. VLSI Circuits, Kyoto, Japan, 2009, pp. 12-13.
5. E.-H. Chen et al., 10 Gb/s serial I/O receiver based on variable reference ADC, in Proc. Symp. VLSI Circuits, Kyoto, Japan, 2011, pp. 288-289.
6. E. H. Chen et al., Near-optimal equalizer and timing adaptation for I/O links using a BER-based metric, IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2144-2156, Sep. 2008.
7. K. Guan, S. Kozat, and A. Singer, Adaptive reference levels in a level-crossing analog-To-digital converter, EURASIP J. Adv. Signal Process., 2008.
8. M. Harwood et al., A 12.5 Gb/s SerDes in 65 nm CMOS using a baud-rate ADC with digital RX equalization and clock recovery, in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, 2007, pp. 436-438.
9. A. Host-Madsen and P. Handel, Effects of sampling and quantization on single-Tone frequency estimation, IEEE Trans. Signal Process., vol. 48, no. 3, pp. 650-662, Mar. 2000.
10. J. Kim et al., Equalizer design and performance trade-offs in ADCbased serial links, in Proc. Custom Integr. Circuits Conf., San Jose, CA, 2010, pp. 1-8.
11. S. Lloyd, Least squares quantization in PCM, IEEE Trans. Inf. Theory, vol. IT-28, no. 2, pp. 129-137, Mar. 1982.
12. M. Lu, A. Singer, and N. Shanbhag, BER-Optimal analog-To-digital converters for communication links, in Proc. Int. Symp. Circuits Syst., Paris, France, 2010, pp. 585-592.
13. E. Masry, The reconstruction of analog signals from the sign of their noisy samples, IEEE Trans. Inf. Theory, vol. IT-27, no. 6, pp. 735-745, Nov. 1981.
14. J. Max, Quantizing forminimum distortion, IEEE Trans. Inf. Theory, vol. IT-10, no. 4, pp. 7-12, Oct. 1964.
15. A. Meruva andB. Farahani, A 14-b 32MS/s pipelinedADCwith novel fast-convergence comprehensive background calibration, in Proc. IEEE Int. Symp. Circuits Syst., Taipei, Taiwan, 2009, pp. 956-959.
16. P. Nikaeen and B. Murmann, Digital compensation of dynamic acquisition errors at the front-end of high-performance A/D converters, IEEE J. Sel. Topics Signal Process., vol. 3, no. 3, pp. 499-508, Jun. 2009.
17. D. Rousseau, G. V. Anand, and F. Chapeau-Blondeau, Nonlinear estimation from quantized Signals: Quantizer optimization and stochastic resonance, in Proc. 3rd Int. Symp. Phys. Signal Image Proc., Grenoble, France, 2003, pp. 29-31.
18. P. Schvan et al., A 24 GS/s 6 b ADC in 90 nm CMOS, in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, 2008, pp. 544-546.
19. A. Singer, A. Bean, and J. W. Choi, Mutual information and timeinterleaved analog-To-digital conversion, in Proc. ITA, San Diego, CA, 2010.
20. J. Singh, O. Dabeer, and U.Madhow, On the limits of communication with low-precision analog-To-digital conversion at the receiver, IEEE Trans. Commun., vol. 57, no. 12, pp. 3629-3639, Dec. 2009.
21. W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes: The Art of Scientific Computing. Cambridge, U.K.: Cambridge Univ. Press, 2007.
22. C.-C. Yeh and J. R. Barry, Adaptive minimum bit-error rate equalization for binary signaling, IEEE Trans. Commun., vol. 48, no. 7, pp. 1226-1235, Jul. 2000.
23. G. Zeitler, Low-precision analog-To-digital conversion and mutual information in channels with memory, in Proc. 48th Annu. Allerton Conf. Commun., Contr., Allerton, MI, 2010, pp. 745-752.